Title, Block Diagram



PAGE	DESCRIPTION
1	Title, Block Diagram
2	Power 5V & 3V3 & 2V5
3	Power 1.8V & 1.2V & DDR2,DIO,429
4	FPGA Power
5	FPGA Configuration
6	FPGA Bank 3&4
7	FPGA Bank 5&6
8	FPGA Bank 7&8
9	FPGA GXB
10	PCI Express Edge X4
11	DDR2 64M*16bits*2
12	User LEDs and Keys
13	ARINC429 Modules
14	DIO IO Assign
15	Digit Isolate Input 0-15
16	Digit Isolate Input 16-31
17	Digit Isolate Output 0-15
18	Digit Isolate Output 16-31
19	Out Connector
20	
21	
22	

Title: FX_PCIE_FPGA_Board		
Size: B	Document Number: <Doc>	Rev: V1.0
Date: Monday, March 23, 2020	Sheet 1 of 19	

Power 5V & 3V3 & 2V5



5V,3A



2V5,3A



3V3,3A



Title: FX_PCIE_FPGA_Board		
Size: B	Document Number: <Doc>	Rev: V1.0
Date: Tuesday, March 31, 2020	Sheet 2 of 19	

1V8,3A



1V2,3A



Power 1.8V & 1.2V & DDR2,DIO,429

DDR2 0V9(VERF)



ARINC429 ±5V



DIO 3V3 5A



ARINC429 5V



Title	FX_PCIE_FPGA_Board		
Size B	Document Number <Doc>		Rev V1.0
Date: Tuesday, March 31, 2020		Sheet 3 of 19	

FPGA Power











Title: FX_PCIE_FPGA_Board		
Size: B	Document Number: <Doc>	Rev: V1.0
Date: Tuesday, March 31, 2020	Sheet 4 of 19	

FPGA Configuration



Title	FX_PCIE_FPGA_Board	
Size B	Document Number <Doc>	Rev V1.0
Date: Tuesday, March 31, 2020	Sheet 5 of 19	

FPGA Bank 3&4





Title	FX_PCIE_FPGA_Board	
Size B	Document Number <Doc>	Rev V1.0
Date: Tuesday, March 31, 2020	Sheet 6 of 19	

FPGA Bank 5&6





Title	FX_PCIE_FPGA_Board	
Size B	Document Number <Doc>	Rev V1.0
Date: Tuesday, March 31, 2020	Sheet 7 of 19	

FPGA Bank 7&8





Title	FX_PCIE_FPGA_Board	
Size B	Document Number <Doc>	Rev V1.0
Date: Tuesday, March 31, 2020	Sheet 8 of 19	

FPGA GXB





FPGA to PCIE interface

Title: FX_PCIE_FPGA_Board		
Size: B	Document Number: <Doc>	Rev: V1.0
Date: Thursday, April 09, 2020	Sheet 9 of 19	

PCI Express Edge X4







Title	FX_PCIE_FPGA_Board	
Size B	Document Number <Doc>	Rev V1.0
Date: Thursday, April 09, 2020	Sheet 10 of 19	


DDR2 64M*16bits*2
U8A
MT47H64M16HR
U9A
MT47H64M16
U8B
MT47H64M16HR
U9B
MT47H64M16
VCC_1V8
DDR2_VREF_0V9
C34 100nF
C30 100nF
100 0R R37
DDR2_CLK_P
DDR2_CLK_N
C53 100nF
C29 100nF
C39 100nF
C43 100nF
C47 100nF
C48 100nF
C51 100nF
C49 100nF
C36 100nF
C31 100nF
C55 100nF
C52 100nF
C41 100nF
C45 100nF
C54 100nF
C50 100nF
C40 100nF
C27 100nF
C35 100nF
C44 100nF
C33 100nF
C38 100nF
C42 100nF
C46 100nF
Title
FX_PCIE_FPGA_Board
Size B
Document Number <Doc>
Rev V1.0
Date: Friday, April 10, 2020
Sheet 11 of 19

User LEDs and Keys





Title: FX_PCIE_FPGA_Board		
Size: B	Document Number: <Doc>	Rev: V1.0
Date: Tuesday, March 31, 2020	Sheet 12 of 19	

ARINC429 Modules











It can used module which make byself
and can used a sop-8 IC such as hi8585,hi8588

Title	FX_PCIE_FPGA_Board	
Size B	Document Number <Doc>	Rev V1.0
Date: Monday, April 06, 2020	Sheet 13 of 19	

DIO IO Assign





Title: FX_PCIE_FPGA_Board		
Size: B	Document Number: <Doc>	Rev: V1.0
Date: Thursday, April 09, 2020	Sheet 14 of 19	

Digit Isolate Input 0-15

































Title: FX_PCIE_FPGA_Board		
Size: B	Document Number: <Doc>	Rev: V1.0
Date: Tuesday, March 31, 2020	Sheet 15 of 19	

Digit Isolate Input 16-31

































Title: FX_PCIE_FPGA_Board		
Size: B	Document Number: <Doc>	Rev: V1.0
Date: Tuesday, March 31, 2020	Sheet 16 of 19	

Digit Isolate Output 0-15

































Title: FX_PCIE_FPGA_Board		
Size: B	Document Number: <Doc>	Rev: V1.0
Date: Tuesday, March 31, 2020	Sheet 17 of 19	

Digit Isolate Output 16-31



Title: FX_PCIE_FPGA_Board		
Size: B	Document Number: <Doc>	Rev: V1.0
Date: Tuesday, March 31, 2020	Sheet 18 of 19	

Out Connector





Title: FX_PCIE_FPGA_Board		
Size: B	Document Number: <Doc>	Rev: V1.0
Date: Tuesday, March 31, 2020	Sheet 19 of 19	