The Flatac Frama-c front-end

Radu Iosif, Florent Garnier

May 9, 2012

What is flatac?

- Part of a toolchain that aims at proving that C programs don't generate memory faults and don't violates assertions.
- A front end that generates NTS based models of C programs.
- Coded as a Frama-C plugin.

Typical memory faults:

- Memory access outside and allocated memory zone of the heap
- Access to an array outside of its bounds
- Memory access using a non aligned address
- Double free
- Freeing an allocated segment using an pointer that does not points at the begining of the segment.
- Memory leaks

Two subkinds of properties:

- Properties concerning the memory shape (Simple Separation Logic):
 - Relation between pointer variables (Stack) and location variables (heaps).
 - Memory allocation.
 - Allocated Segment separation.
- Arithmetic properties :
 - Memory segment access within its bounds.
 - Memory address alignment (Congruence).

Tracked property

This front end aims at proving that C programs:

- Have no execution run that lead to memory fault.
- Have no exectution that violates some assertion expressed using arithmetic constraints.


Flatac plugin: Front end of NTS error state reachability analysis

- Extracts models of C Programs using Abstract Interpretation Techniques.
- Adds Numerical Transitions Systems informations on the model for a posteri Verification Phase.

How to do that?

- Extracting an extended cfg from Frama-c cfg (Cil statements ×SSL memory abstractions)²
- Labelling the Ecfg transitions with Numerical Transition System expression –Guards, counter affectation and Function Calls.
- ullet If a SSL Abs value of a state is \bot , define this state as an error state.
- Export the labelled Ecfg into Nts Format.
- Ask an analysis tool –Flata, Eldarica, to check whether some error state is reachable from the entry point (main function).

Flatac in the tool-chain:



Simple Separation Logic formulae : Abstract domain.

$$\begin{array}{llll} \phi & := & \pi \updownarrow \sigma \mid \exists I.\phi & \text{Formulae} \\ \pi & := & x \mapsto I \mid x \mapsto \text{nil} \mid (\mathit{I}_1 = \mathit{I}_2) \mid \pi_1 \land \pi_2 & \text{Pure part} \\ \sigma & := & \text{Emp} \mid \mathit{alloc}(\mathit{I}) \mid \sigma_1 \ast \sigma_2 & \text{Spatial part} \end{array}$$

Properties of SSL

The problem that follows are decidable:

- Satisfiability (Valid configuration)
- Entailment, Equivalence.
- Memory leaks

Those problems are solved using rewriting techniques.

Example of SSL formulae

- $x \mapsto l_1 \land y \mapsto l \land z \mapsto \mathsf{nil} \updownarrow \mathsf{Emp}$
- $x \mapsto l_1 \land y \mapsto l \land z \mapsto \mathsf{nil} \ \updownarrow \mathsf{alloc}(l_1)$
- $x \mapsto l_1 \land y \mapsto l \land z \mapsto \mathsf{nil} \ \updownarrow \mathsf{alloc}(l_1) * \mathsf{alloc}(l)$
- $x \mapsto l_1 \land y \mapsto l \land z \mapsto \mathsf{nil} \ \updownarrow \mathsf{alloc}(l_1) * \mathsf{alloc}(l)$
- $x = y \land x \mapsto l_1 \land y \mapsto l \updownarrow alloc(l_1) * alloc(l)$ (Unsat)
- $x = y \land x \mapsto l_1 \land y \mapsto \mathsf{nil} \ \updownarrow \mathsf{alloc}(l_1) \ (\mathsf{Unsat})$
- true \(\psi \) alloc(I) (Leak)

Model extraction:

Input : Cil AST and Control flow graph Generated Model : Extended CFG, $(S_i, S_f, S_{err}, S, \rightarrow \in (S \times R \times S))$ where :

- $S \in (Cil_{types.stmt} \times Abs)$,
- $Abs = Set of SSL formula \bigcup \bot$,
- *R* is a set of possibly guarded NTS transitions.

Memory access rules

Correct access:

Access to an unallocated address:

$$\{\exists l.\phi\} \xrightarrow{\mathsf{access}(P)} \{\bot\} \quad \mathit{alloc}(l) \not\in \mathit{SP}(\phi), l \in \mathcal{F}\mathit{Vars}(\phi), \text{ where } l \equiv \mathit{base}_{\phi}(P)$$

Access outside of an allocated zone, or with an unaligned address :

Among other things

- Validity of integer values : Initialization, difference between two pointers, (Valid, Not Valid, Don't Know)
- Transitions not generated when guards can be statically proved false.

Verification Phase: Reachability Analysis

- Exporting the Ecfg Hierarchical Numerical Transition System.
- Reachability analisys of the error states by FLATA and/or ELDARICA
- If some error state is reachable: An alarm is raised.
- If no error states is reachable: The program is free of the memory fault we consider.