```
Vivado Project Options:
                                : xc7a100t-csg324
  Target Device
  Speed Grade
                                 : -1
  HDL
                                 : vhdl
  Synthesis Tool
                                 : VIVADO
If any of the above options are incorrect, please click on "Cancel", change
the CORE Generator Project Options, and restart MIG.
MIG Output Options:
  : ddr_xadc
No of Controllers
Selected C
  Selected Compatible Device(s) : --
  Reference Clock Type : No Buffer
Reference Clock Type : Use System Clock
Debug Port : OFF
Internal Vref
FPGA Options:
  Extended FPGA Options:
  DCI for DQ, DQS/DQS#, DM : enabled
  Internal Termination (HR Banks) : 50 Ohms
/*****************/
                 Controller 0
/*****************/
Controller Options :
  Memory : DDR2_SDRAM
Interface : NATIVE
Design Clock Frequency : 3333 ps ( 0.00 MHz)
  Memory
  Phy to Controller Clock Ratio : 4:1
  Input Clock Period : 4999 ps
  CLKFBOUT MULT (PLL)
                              : 6
  DIVCLK_DIVIDE (PLL)
                           : 1
                              : 1.8V
  VCC AUX IO
                            : Components : MT47H64M16HR-25E
  Memory Type
Memory Part
  Equivalent Part(s)
  Data Width
                              : 16
                              : Disabled
  ECC
  Data Mask
                              : enabled
  ORDERING
                              : Strict
AXI Parameters :
  Data Width : 128
Arbitration Scheme : RD_PRI_REG
Narrow Burst Support : 0
  ID Width
                               : 4
Memory Options:
  Burst Length (MR0[1:0]) : 8
CAS Latency (MR0[6:4]) : 5
```

Output Drive Strength (MR1[5,1]) : Fullstrength

Controller CS option : Enable
Rtt_NOM - ODT (MR1[9,6,2]) : 50ohms
Memory Address Mapping : BANK_ROW_COLUMN

Bank Selections:

System Control:

SignalName: sys rst

PadLocation: No connect Bank: Select Bank

SignalName: tg_compare_error

PadLocation: No connect Bank: Select Bank