

```
Target Device      : xc7a100t-csg324
Speed Grade       : -1
HDL               : vhdl
Synthesis Tool    : VIVADO
```

```
Module Name           : ddr_xadc
No of Controllers     : 1
Selected Compatible Device(s) : --
```

```

System Clock Type           : No Buffer
Reference Clock Type        : Use System Clock
Debug Port                  : OFF
Internal Vref               : enabled
IO Power Reduction          : ON
XADC instantiation in MIG   : Enabled

```

```

/*****
/*          Controller 0          */
*****/

```

```
Memory : DDR2_SDRAM
Interface : NATIVE
Design Clock Frequency : 3333 ps ( 0.00 MHz)
Phy to Controller Clock Ratio : 4:1
Input Clock Period : 4999 ps
CLKFBOUT_MULT (PLL) : 6
DIVCLK_DIVIDE (PLL) : 1
VCC_AUX IO : 1.8V
Memory Type : Components
Memory Part : MT47H64M16HR-25E
Equivalent Part(s) : --
Data Width : 16
ECC : Disabled
Data Mask : enabled
ORDERING : Strict
```

```
Data Width           : 128
Arbitration Scheme   : RD_PRI_REG
Narrow Burst Support : 0
ID Width             : 4
```

Controller CS option	: Enable
Rtt_NOM - ODT (MR1[9,6,2])	: 50ohms
Memory Address Mapping	: BANK_ROW_COLUMN

Bank Selections:

System_Control:

SignalName: sys_rst	
PadLocation: No connect	Bank: Select Bank
SignalName: init_calib_complete	
PadLocation: No connect	Bank: Select Bank
SignalName: tg_compare_error	
PadLocation: No connect	Bank: Select Bank