EEL 6764 001 Spring 2025

Graduate Computer Architecture SET A Your Name:

Midterm Exam

Notes:

Closed Text and Closed Notes Exam

Time: 5:00 pm - 6:15 pm.

There are 5 questions. Answer all questions.

• Maximum points: 50.

IMPORTANT:

- 1) Print this exam
- 2) Answer in your own hand-writing
- 3) Cut-n-paste from HW solutions will get you 0 points.
- 4) Scan and Upload in PDF format

Answer in clear and legible handwriting. Partial credit will be given.

I	II	III	IV	V	Total

- I. (10 pts.) Short questions, Fill in the blanks, True or False.
 - 1. Some microprocessors today are designed to have adjustable voltage, so 15% reduction in voltage may result in 15% reduction in frequency. What is the impact on dynamic power? Show all your work. No credit if supporting work is not shown.
 - 2. Higher associativity reduces the miss rate. True/False?
 - 3. Why should we give priority to read misses over write misses?
 - 4. You are designing a processor that spends 30% of time on data movement (loads/stores), 40% in ALU operations, 20% in control flow, and 10% in the rest. Given time to market constraint you know that only ALU operations can be sped up. To beat a competitor, your manager is demanding that you speed up the processor by 8X. Do you think **theoretically** this is possible? If so, how? If not, why not? No credit if you do not justify your answer.
 - 5. Execution time is an accurate measure of computer performance. True/False.
 - 6. Give an example where data forwarding *cannot* resolve a data hazard.
 - 7. In today's processors write-through policy is widely used. Is this true? If not, explain why not?

	8.	Branches comprise 20% of all mis-prediction. What should be scheme to obtain an average br	e the desi	red accuracy of 1	he branch prediction
	9. 10.	In sche reduce miss penalty or miss rat Circle appropriately: For way-	te.		nore than one block to
		/worse/ no change, power con	sumption	is better/wor	rse, hardware cost is
		low / high / none			
II.		(10 pts) Multiple choice questi only if you choose all correct of		e than one choice	e may be correct. Credit
1.	Wl	hich of the following page repla (a) Random (b) LRU (c			llar in processors? (d) None of the Above.
2.		In an out-of-order processor, the (a) RAW (b) WAW (c	ne followi) WAR	• • •	occur? ne of the above.
3.	The	e number of dies per 300 mm (3 (a) 370 (b) 150 (c	30 cm) wa) 270		is 1.5 cm on a side: e of the Above.
4.	In a	a multi-level cache say L1 and I (a) reduce L1 hit time (c) reduce L2 hit time	L2, our go	oal is to (b) reduce L1 r (d) reduce L2 r	
5.	Coı	mpared to 1-bit prediction sche (a) 2-bit (b) Static		` ' -	form better? (d) All of the Above.
6.	The	e advantage(s) of virtual memor (a) User does not have to v (b) User is given an illusio (c) Translation of virtual a (d) All of the above.	vorry abo	finite memory.	·
7.	Sup	pply voltage scaling helps in im (a) Power (b) Energy	proving:	(c) Performand (d) None of the	
8.	The	e Write Back scheme can be im (a) Write Buffer (c) Dirty blocks	proved by		ical Word first above.
		nich of the following can improve (a) Larger block size (c) Multi-level Cache e main advantages of merging v	-	(b) High (d) None of the er optimization i	S
		(a) reduces hit-time(c) reduces miss rate		(b) reduces mis (d) none	s penalty e of the above.

III. Memory Hierarchy

(6 pts) Briefly (in 2-3 sentences each) describe the following four advanced cache optimization techniques.

- a) Nonblocking cache
- b) Way predicting cache
- c) Critical word first
- d) Hardware prefetching

(4 pts) Consider the usage of critical word first and early restart on L2 cache misses. Assume a 1 MB L2 cache with 64-byte blocks and a refill path that is 16 bytes wide. Assume the L2 can be written with 16 bytes every 4 processor cycles, the time to receive the first 16 byte block from the memory controller is 120 cycles, each additional 16 byte block from main memory requires 16 cycles, and data can be bypassed directly into the read port of the L2 cache. Ignore any cycles to transfer the miss request to the L2 cache and the requested data to the L1 cache. How many cycles would it take to service an L2 cache miss with and without critical word first and early restart?

Graduate Computer Architecture Your Name:

Midterm Exam

IV. Technology Trends, Performance Measurement

- 1. (4 pts) Describe briefly how the following ISA works? Stack, Accumulator, Register-memory, register-register. (No need of a figure)
- 2. (6 pts) We begin with a computer implemented in single-cycle implementation. When the stages are split by functionality, the stages do not require exactly the same amount of time. The original machine had a clock cycle time of 13 ns. After the stages were split, the measured times were IF, 2 ns; ID, 5 ns; EX, 1 ns; MEM, 4 ns; and WB, 2.5 ns. The pipeline register delay is 0.2 ns.
 - a) What is the clock cycle time of the 5-stage pipelined machine?
 - b) If there is a stall for every four instructions, what is the CPI of the new machine?
 - c) What is the speedup of the pipelined machine over the single-cycle machine?
 - d) If the pipelined machine had an infinite number of stages, what would its speedup be over the single-cycle machine? Assume ideal case of zero stalls.

EEL	6764	001
Sprin	ng 202	25

Graduate Computer Architecture Your Name:

V. Basic Pipelining and RISC-V architecture

- A. Predicting which way branch will be taken statically (always taken or not taken) can give rise to mispredictions. This can be improved by **dynamic** prediction.
- 1. (4 pts) With the help of a state diagram explain how a **2-bit dynamic** prediction scheme works. Explain why the scheme works compared to a static scheme.
- 2. (2 pts) Can we do better than 2-bit prediction scheme? If so, how?

B. (4 ₁	s) Answer the following RISC-V Base ISA architecture:
	a) Name any four ISA design principles that RISC-V implements

a) Name any jour 1521 design princip	mes that Rise-v implements.	
b) No. of integer registers	No. of fp registers	

- c) Instruction word length _____
- d) No. of instruction formats

EEL 6764 001 Spring 2025

Graduate Computer Architecture Midterm Exam
Your Name:

Formulas

- 1. $Energy \propto \frac{1}{2} \times Capacitive Load \times Voltage^2$
- 2. Power $\propto \frac{1}{2} \times Capacitive Load \times Voltage^2 \times Frequency Switched$
- 3. Cost of Integrated Circuit = Cost of die+Cost of testing die + Cost of packaging and final test

Final test yield

- 4. Cost of Die = $\frac{Cost \ of \ Wafer}{Dies \ per \ wafer \times Die \ Yield}$
- 5. Dies per wafer = $\frac{\pi \times (\frac{Wafer\ diameter}{2})^{2}}{Die\ Area} \frac{\pi \times Wafer\ Diameter}{\sqrt{2 \times Die\ Area}}$ 6. Die Yield = Wafer Yield \times \frac{1}{(1+Defects\ per\ unit\ area\ \times Die\ Area)^{N}}
- 7. If X is 'n' times fast as Y then: $Execution\ Time(n) = \frac{Execution\ Time\ Y}{Execution\ Time\ X} =$ Performance XPerformance y
- 8. Amdahl's Law:

Speedup
$$_{Overall} = \frac{Execution Time}{Execution Time} = \frac{1}{(1 - Fraction} + \frac{1}{Speedup} = \frac{1}{Speedup}$$

- 9. CPU Time = CPU Clock Cycles for a program \times Clock Cycle Time
- 10. $CPI = \frac{CPU \ clock \ cycles \ for \ a \ program}{Instruction \ Count}$
- 11. CPU Time = Instruction Count \times Cycles per Instruction \times Clock cycle Time
- 12. CPU Clock Cycles = $\sum_{i=1}^{n} (IC_i \times CPI_i)$
- 13. CPU Time = $\sum_{i=1}^{n} (IC_i \times CPI_i) \times Clock \ Cycle \ Time$
- 14. $CPI = \frac{\sum_{i=1}^{n} (IC_i \times CPI_i)}{Instruction\ Count} = \sum_{i=1}^{n} (\frac{IC_i}{Instruction\ Count} \times CPI_i)$ 15. $\frac{Misses}{Instruction} = Miss\ rate \times \frac{Memory\ accesses}{Instruction}$
- 16. Average Memory Access Time = Hit Time + Miss Rate \times Miss Penalty
- 17. For Multilevel Caches:

Average Memory Access Time = Hit Time_{L1} + Miss Rate_{L1} × $(Hit Time_{L2} + Miss Rate_{L2} \times Miss Penalty_{L1})$

18. Memory Stall Cycles = Number of Misses \times Miss Penalty

$$= IC \times \frac{\text{Misses}}{\text{Instruction}} \times \text{Miss Penalty}$$

$$= IC \times \frac{\text{Memory Accesses}}{\text{Instruction}} \times \text{Miss Rate} \times \text{Miss Penalty}$$

$$= IC \times \frac{\text{Memory Accesses}}{\text{Instruction}} \times \text{Miss Rate} \times \text{Miss Penalty}$$

19. Memory Stall Cycles = $IC \times Reads \ per \ Instruction \times Read \ Miss \ Rate \times Instruction$ Rate Miss Penalty + $IC \times$

Writes per Instruction \times

Write Miss Rate × *Write Miss Penalty*

- 20. CPU Execution Time = (CPU Clock Cycles + Memory Stall Cycles) \times
- 21. CPU Execution Time = $IC \times \left(CPI_{execution} + \frac{Memory\ Stall\ Clock\ Cycles}{Instruction}\right) \times$

22. CPU Execution Time = $IC \times \left(CPI_{execution} + \frac{Misses}{Instruction} \times Miss Penalty\right) \times$

23. CPU Execution Time = $IC \times \left(CPI_{execution} + Miss Rate \times \frac{Memory Accesses}{Instruction} \times \right)$ $Miss Penalty) \times$

Clock Cycle Time 24. $\frac{Memory\ stall\ Cycles}{Instruction} = \frac{Misses}{Instruction} \times (\ Total\ Miss\ Latency\ -$ Overlapped Miss Latency)

25. $2^{index} = \frac{Cache \, Size}{Block \, size \, \times Set \, Associativity}$

26. $\frac{Memory\ stall\ Cycles}{Instruction} = \frac{Misses\ _{L1}}{Instruction} \times Hit\ Time\ _{L2} + \frac{Misses\ _{L2}}{Instruction} \times Miss\ Penalty\ _{L2}$

27. Average Instruction Execution Time = Clock Cycle \times Average CPI

28. Speedup from Pipelining = $\frac{Average instruction time unpipelined}{Average instruction time pipelined}$

29. Speedup from Pipelining = $\frac{CPI \text{ unpipelined} \times Clock \text{ Cycle Unpipelined}}{CPI \text{ pipelined} \times Clock \text{ Cycle pipelined}}$

30. CPI Pipelined = Ideal CPI + Pipeline Stall Clock Cycles per Instruction = 1 + Pipeline stall cycles per Instruction

 $31. Speedup = \frac{CPI unpipelined}{1 + Pipeline stall cycles per Instruction}$ $32. Speedup = \frac{Pipeline depth}{1 + Pipeline stall cycles per Instruction}$

33. Speedup from pipelining = $\frac{1}{1+Pipeline stall \ cycles \ per \ Instruction}$ × Clock Cycle unpipelined Clock cycle pipelined

34. Pipeline depth = $\frac{Clock\ Cycle\ unpipelined}{Clock\ cycle\ pipelined}$

35. Speedup from pipelinig = $\frac{1}{1 + Pipeline \, stall \, cycles \, per \, Instruction} \times Pipeline \, depth$

36. Average Instruction Time = $CPI \times Clock\ Cycle\ Time$