```
45
    46
             IMPORT TExas Init
    47
            THUMB
    48
            AREA
                    DATA, ALIGN=2
    49
       ;global variables go here
    50
       cc SPACE 4
    51
    52
                    |.text|, CODE, READONLY, ALIGN=2
            AREA
    53
            THUMB
    54
            EXPORT Start
    55
    56
       Start
    57
        ; TExaS Init sets bus clock at 80 MHz
    58
             BL TExaS Init ; voltmeter, scope on PD3
    59
    60
         ; Initialization goes here
           BL PortF E Init
    61
    62
           BL LED off
                                ; Make sure LED starts at off
    63
         MOV RO, #0x00
                               ; Clear the click check counter
    64
           LDR R1, =cc
    65
            STR RO, [R1]
    66
    67
            CPSIE I ; TExaS voltmeter, scope runs on interrupts
    68
        loop
    69
        ; main engine goes here
    70
    71
             BL DC 0
    72
             BL DC 20
    73
             BL DC 40
    74
             BL
                DC 60
    75
             BL
                DC 80
    76
             BL
                DC 100
    77
             В
                  loop
    78
    79
        : ~~~~~~~~~~~SUBROUTINES~~~~~~~~~~~~~;
<
```

```
80
    81
                                        82
                                        ; Duty Cycle 0 ;
    83
                                        84
        ; Makes sure LED is off at beginning
        DC 0
    87
          PUSH {LR, R4}
    88
              LDR R1, =GPIO PORTE DATA R ; Clearing LED Output
              LDR RO, [R1]
              BIC RO, RO, #0x01
     90
    91
              STR RO, [R1]
        loop 0
    93
              BL breathe
    94
              BL check click
             ADDS RO, RO, #0x00
    95
              BEQ loop 0
    96
    97
          POP {LR, R4}
    99
              BX LR
    100
                                        ;;;;;;;;;
   101
                                        ; Duty Cycle 20 ;
   102
                                        , , , , , , , , ,
    103
        ; Creates Duty Cycle of 20% of 8 Hz
    104
       ; Modifies: R0, R1, R2, (R3)
   105
   106
   107
        DC 20
          PUSH {LR, R4}
   108
                                        ; Preserve 8-byte alignment by pushing and popping an even number of registers
   109
        loop 20
   110
              BL breathe
   111
              BL check click
             ADDS RO, #0
   112
                                        ; register used to check
   113
              BNE return 20
                                        ; compare, and if clicked, branch to "return"
Perform a batch build
                                                                                               Stellaris ICDI
                                                                                                                              L:397 C:1
```

```
▼ X
main.s Startup.s
 103
104 ; Creates Duty Cycle of 20% of 8 Hz
105 ; Modifies: RO, R1, R2, (R3)
106
     DC 20
107
       PUSH {LR, R4}
                                 ; Preserve 8-byte alignment by pushing and popping an even number of registers
 108
109
    100p 20
110
           BL breathe
111
           BL check click
           ADDS RO, #0
                                     ; register used to check
112
                                     ; compare, and if clicked, branch to "return"
113
           BNE return 20
114
115
116
           BL PortE In
117
           ORR R2, RO, #OxFFFFFFE
                                     ; Get the output bit
           MVN R2, R2
118
                                   ; Toggle output
           BIC RO, RO, #0x01
119
                                     ; Clear old output
120
           ADD RO, RO, R2
                                     ; Place new output
121
           BL PortE Out
122
123
           ANDS R1, R0, #0x01
                                ; decide whether to stall high or low
124
           BNE stall high20
                                    ; 25 ms
           B stall low20
                                     ; 100 ms
125
126
127
     stall high20 ; Delay for the high portion of 20% Duty Cycle: 25ms
128
        MOV R1, #5
129
130
     stall a
131
        MOV RO, #65000
 132
     stall b
          SUBS RO, #1
133
134
          BNE stall b
          SUBS R1, R1, #1
135
136
           BNE stall a
137
                                                                                                                            L:397 C:1
```

```
main.s Startup.s
                                                                                                                                                      ▼ X
           B 100p 20
138
139
                         ; Delay for the low portion of 20% Duty Cycle: 100ms
140
     stall low20
          MOV R1, #35
141
 142
     stall c
143
           MOV RO, #65000
144
     stall d
145
           SUBS RO, RO, #1
                                     ; Delay the toggle
146
           BNE stall d
147
           SUBS R1, R1, #1
                                      ; Do this 20 times for 1/16 of a second
148
           BNE stall c
149
                                       ; Branch back to check if switch is pressed
150
           B 100p 20
151
152
     return 20
153
       POP {LR, R4}
           BX LR
154
155
156
                                      157
                                      ; Duty Cycle 40 ;
158
                                      ,,,,,,,,,,
159
     ; Creates Duty Cycle of 40% of 8 Hz;
161 DC 40
162
       PUSH {LR, R4}
163
     100p 40
164
           BL breathe
           BL check click
165
166
           ADDS RO, #0
                                     ; register used to check
167
                                      ; compare, and if clicked, branch to "return"
           BNE return 40
168
169
170
           BL PortE In
171
           ORR R2, RO, #OxFFFFFFF
                                      ; Get the output bit
172
           MVN R2, R2
                                      ; Toggle output
                                                                                               Stellaris ICDI
                                                                                                                              L:397 C:1
                                                                                                                                         CAP NUM SCRL OVR R/W
```

```
main.s
       * Startup.s
169
170
          BL PortE In
171
         ORR R2, RO, #0xFFFFFFFE
                                  ; Get the output bit
172
         MVN R2, R2
                                 ; Toggle output
        BIC RO, RO, #0x01
173
                                 ; Clear old output
174
      ADD RO, RO, R2
                                 ; Place new output
          BL PortE Out
175
176
177
      ANDS R1, R0, #0x01
                                ; decide whether to stall high or low
                                 ; 50 ms
178
       BNE stall high40
                                 ; 75 ms
179
              stall low40
180
181
182 stall high40 ; Delay for the high portion of Duty Cycle
183 MOV R1, #12
184 stall e
         MOV RO, #56000
185
186 stall f
     SUBS RO, #1
187
      BNE stall f
188
     SUBS R1, R1, #1
189
       BNE stall e
190
191
192
          B loop 40
193
194 stall low40 ; Delay for the low portion of Duty Cycle
        MOV R1, #18
195
196 stall g
     MOV RO, #56000
197
198 stall h
199
        SUBS RO, RO, #1
                                ; Delay the toggle
200
        BNE stall h
201
        SUBS R1, R1, #1
                                 ; Do this 20 times for 1/16 of a second
202
          BNE stall g
203
```

```
204
             В
                                        ; Branch back to check if switch is pressed
                loop 40
    205
    206
        return 40
    207
          POP {LR, R4}
          BX LR
    208
    209
    210
                                       211
                                       ; Duty Cycle 60 ;
    212
                                       ,,,,,,,,,
    213
   214
       ; Creates Duty Cycle of 60% of 8 Hz;
   215 DC 60
    216
        PUSH {LR, R4}
    217
        loop 60
             BL breathe
    218
             BL check click
    219
       ADDS RO, #0
                                    ; register used to check
    220
    221
             BNE return 60
                                      ; compare, and if clicked, branch to "return"
    222
    223
    224
             BL PortE In
             ORR R2, RO, #0xFFFFFFFE
    225
                                     ; Get the output bit
             MVN R2, R2
   226
                                      ; Toggle output
   227
             BIC RO, RO, #0x01
                                     ; Clear old output
   228
             ADD RO, RO, R2
                                      ; Place new output
   229
             BL PortE Out
    230
             ANDS R1, R0, #0x01 ; decide whether to stall high or low
   231
   232
         BNE stall high60
                                   ; 75 ms
   233
             B stall low60
                                     ; 50 ms
   234
   235
   236
        stall high60 ; Delay for the high portion of Duty Cycle
   237
            MOV R1, #29
   238 stall i
<
Translate the currently active file
                                                                                            Stellaris ICDI
```

```
234
    235
    236 stall high60
                              ; Delay for the high portion of Duty Cycle
    237
             MOV R1, #29
    238
         stall i
    239
             MOV RO, #60000
    240 stall j
    241
              SUBS RO, #1
    242
             BNE stall j
    243
              SUBS R1, R1, #1
    244
              BNE stall i
    245
    246
              B loop 60
    247
    248 stall low60 ; Delay for the low portion of Duty Cycle
    249
              MOV R1, #11
    250 stall k
    251
              MOV RO, #60000
    252 stall 1
    253
              SUBS RO, RO, #1
                                         ; Delay the toggle
    254
             BNE stall 1
              SUBS R1, R1, #1
    255
                                         ; 8 repeats = 25 ms
    256
              BNE stall k
    257
    258
                                         ; Branch back to check if switch is pressed
                   100p 60
    259
    260 return 60
    261
           POP {LR, R4}
    262
              BX LR
    263
                                          : : : : : : : : :
    264
    265
                                          ; Duty Cycle 80 ;
    266
                                          267
    268 ; Creates Duty Cycle of 80% of 8 Hz;
<
Open an existing document
                                                                                                   Stellaris ICDI
```

```
main.s
            * Startup.s
    267
    268
        ; Creates Duty Cycle of 80% of 8 Hz;
    269
        DC 80
    270
          PUSH {LR, R4}
    271
         loop 80
    272
               BL breathe
    273
               BL check click
               ADDS RO, #0
    274
                                          ; register used to check
    275
               BNE return 80
                                         ; compare, and if clicked, branch to "return"
    276
    277
               BL PortE In
    278
               ORR R2, RO, #OxFFFFFFFE
    279
                                         ; Get the output bit
    280
               MVN R2, R2
                                          ; Toggle output
               BIC RO, RO, #0x01
    281
                                         ; Clear old output
    282
               ADD RO, RO, R2
                                         ; Place new output
    283
               BL PortE Out
    284
    285
               ANDS R1, R0, #0x01 ; decide whether to stall high or low
    286
               BNE stall high80
                    stall low80
    287
    288
    289
    290
         stall high80 ; Delay for the high portion of Duty Cycle
              MOV R1, #40
    291
    292
         stall m
    293
              MOV RO, #61800
    294
         stall n
    295
               SUBS RO, #1
    296
               BNE stall n
    297
               SUBS R1, R1, #1
    298
               BNE stall m
    299
    300
               B 100p 80
    301
Create an empty document
                                                                                                      Stellaris ICDI
```

```
main.s
           * Startup.s
    301
    302 stall low80 ; Delay for the low portion of Duty Cycle
              MOV R1, #10
    303
    304
         stall o
    305
              MOV RO, #61800
    306
         stall p
                                       ; Delay the toggle
    307
              SUBS RO, RO, #1
    308
             BNE stall p
              SUBS R1, R1, #1
    309
                                          ; 8 repeats = 25 ms
    310
              BNE stall o
    311
    312
              B 100p 80
                                           ; Branch back to check if switch is pressed
    313
    314 return 80
          POP {LR, R4}
    315
    316
              BX LR
    317
    318
                                          , , , , , , , , , , ,
    319
                                          ; Duty Cycle 100 ;
    320
                                          ,,,,,,,,,,,
    321
    322
        ; Creates Duty Cycle of 100% of 8 Hz;
    323
        DC 100
    324
           PUSH {LR, R4}
    325
    326
              LDR R1, =GPIO PORTE DATA R
    327
              LDR RO, [R1]
    328
              ORR RO, RO, #0x01
    329
              STR RO, [R1]
    330 loop 100
    331
              BL breathe
    332
              BL check click
              ADDS RO, RO, #0x00
    333
              BEQ loop 100
    334
    335
Build target files
                                                                                                      Stellaris ICDI
```

```
335
336
      POP {LR, R4}
337
         BX LR
338
                                   339
                                       Breathe :
340
                                   ,,,,,,,,,,,
341
    ; Activates "breathing" LED for as long as PF4 is low
342
343 ; PF4 negative logic: 0 if pressed, 1 if not pressed
344 : Modifies:
345 breathe
346
     PUSH {LR, R4, R5, R6, R7, R8}
347
348
    ******************
349
    BL check breathe ;
350
    ADDS RO, RO, #0x00 ;
351
    BNE return breathe;
352
    353
                      MOV R3, #1
                                               : Initializing the stalling registers
354
                      MOV R4, #39
355
                      MOV R5, #1
356
                      MOV R6, #-1
357
358
    loop breathe
359
360
    ********
361
    BL check breathe ;
362
    ADDS RO, RO, #0x00 ;
363
     BNE return breathe;
364
    365
366
                   ; Starting new DC ;
                                               ; Do current DC for X number iterations
367
                      MOV R7, #10
368
                      ADDS R3, R3, R5
                                              ; If either R3 or R4 become 0,
369
                      BEQ min up
                                               ; it's time to go backwards
```

```
main.s
            * Startup.s
    366
                          ; Starting new DC ;
    367
                            MOV R7, #10
                                                         ; Do current DC for X number iterations
                            ADDS R3, R3, R5
                                                       : If either R3 or R4 become O.
    368
                                                        ; it's time to go backwards
    369
                            BEQ min up
    370
                            ADDS R4, R4, R6
    371
                            BEQ max down
    372
    373
         continue DC
                            ADDS R7, R7, #0
    374
                            BEQ loop breathe
    375
    376
                            BL PortE In
    377
                            ORR R2, RO, #OxFFFFFFF
                                                        : Get the output bit
    378
                            MVN R2, R2
                                                         ; Toggle output
    379
                            BIC RO, RO, #0x01
                                                        ; Clear old output
    380
                            ADD RO, RO, R2
                                                        ; Place new output
    381
                            BL PortE Out
    382
                            ANDS R1, R0, #0x01 ; decide whether to stall high or low
    383
                            BNE stall high b
    384
                                 stall low b
    385
    386
    387
        stall high b
                            MOV R1, R3
         stall y
    388
                            MOV RO, #1000 ; <-- decrease for 80 Hz
    389
         stall q
                            SUBS RO, #1
                            BNE stall q
    390
    391
                            SUBS R1, R1, #1
                                                     ; R3 is high stall counter
    392
                            BNE stall y
                            B continue DC
    393
    394
    395 stall low b
                            MOV R1, R4
    396
         stall x
                            MOV RO, #1000
         stall r
                            SUBS RO, #1
    397
    398
                            BNE stall r
                            SUBS R1, R1, #1
    399
                                                        : R4 is low stall counter
    400
                            BNE stall x
Save the active document
                                                                                                       Stellaris ICDI
```

```
main.s
            * Startup.s
                             SUB R7, R7, #1
    401
                                                        ; a DC iteration after end of every low
    402
         *****************
    403
          BL check breathe ;
         ADDS RO, RO, #0x00 ;
    404
          BNE return breathe;
    405
    406
         *********
    407
                                 continue DC
    408
    409
                                                         ; Now, we add the stall registers in the
         min up
                            MVN R5, R5
    410
                            ADD R5, #1
                                                         ; opposite direction by switching the signs
    411
                            MVN R6, R6
                                                         ; of their in- and de-crement registers
    412
                            ADD R6, #1
    413
                            BL LED off
                                                         ; in this case, keep the LED off for a while
    414
                            ; stalling a little
                            MOV R1, #10
    415
    416
                            MOV RO, #1000
        stall s
    417
         stall t
                            SUBS RO, #1
    418
                            BNE stall t
    419
                            SUBS R1, R1, #1
    420
                            BNE stall s
    421
                            ; reinitialize the registers
    422
                            MOV R3, #1
    423
                            MOV R4, #39
    424
    425
                                 continue DC
    426
    427
                            MVN R5, R5
         max down
    428
                            ADD R5, #1
    429
                            MVN R6, R6
    430
                            ADD R6, #1
    431
                                LED on
                            BL
    432
                            ; stalling a little
    433
                            MOV R1, #10
    434 stall u
                            MOV RO, #1000
    435 stall v
                            SUBS RO, #1
<
Build target files
```

```
main.s
        * Startup.s
 432
                         ; stalling a little
 433
                        MOV R1, #10
 434 stall u
                        MOV RO, #1000
 435
     stall v
                        SUBS RO, #1
                        BNE stall v
 436
                        SUBS R1, R1, #1
 437
                        BNE stall u
 438
 439
                        ; reinitialize the registers, but backwards
                        MOV R3, #39
 440
                        MOV R4, #1
 441
 442
 443
                             continue DC
 444
 445 return breathe
 446
       POP {R8, R7, R6, R5, R4, LR}
       BX LR
 447
 448
 449
 450 ;-----check click-----
 451 : Checks if the button PE1 was pressed AND released too
 452 ; Keeps track of a counter that tells if the button was pressed since
 453 ; before the beginning of the subroutine
 454 ; Modifies: R1, R2, R3
 455 ; Inputs: none
 456 ; Output: RO, 1 if yes, 0 if no
 457 check click
 458
 459
          LDR R3, =cc ; Address of click counter
           LDR R1, =GPIO PORTE DATA R
 460
 461
 462 ; check for button pressed already (cc=#1)
 463
          LDR RO, [R3]
 464
         ADDS RO, #0
                                       ; If pressed alread, check for released
 465
          BNE release
 466
                                                                                                Stellaris ICDI
```

```
main.s
        * Startup.s
 466
 467
     ; check for new press
 468
           LDR RO, [R1]
                                        : Read and check PE1
 469
           ANDS R2, R0, #0x02
           BEQ no click
 470
       MOV R2, #0x01
 471
 472
           STR R2, [R3]
 473
 474 release
 475
           LDR RO, [R1]
                                        ; Check if released now
           ANDS R2, R0, #0x02
 476
 477
           BNE no click
 478
           MOV RO, #0x00
                                        : Clear counter
 479
           STR RO, [R3]
 480
          MOV RO, #0x01
                                         ; yes signal
 481
           BX LR
 482
 483 no click
 484
           MOV RO, #0x00
                                         ; no signal
 485
           BX LR
 486
 487 ;-----check breathe-----
     ; Checks PF4 and returns whether its button
 488
     ; (negative logic) is high or low
 489
 490
     ; If button is pressed (PF4 = 0), R0 = 0
     ; If button isn't pressed (PF4 = 1), R0 = 1
 491
 492
     ; Inputs: none
     ; Outputs: R0 (1 or 0)
 493
     ; Modifies: RO, R1
 494
 495
     check breathe
           LDR R1, =GPIO PORTF DATA R
 496
 497
           LDR RO, [R1]
 498
           ANDS RO, RO, #0x10
                                        ; check PF4
 499
           BEQ return check breathe
                                        ; If PF4 = zero, that will be the output anyway
           MOV RO, #0x01
 500
```

```
main.s
         * Startup.s
   499
            BEQ return check breathe ; If PF4 = zero, that will be the output anyway
            MOV RO, #0x01
   500
   501 return check breathe
   502
            BX LR
   503
   504 ;-----LED off-----
   505 ; Turns the LED on Port E off
   506 ; Modifies: RO, R1
   507 LED off
   508
            LDR R1, =GPIO PORTE DATA R
       LDR RO, [R1]
   509
   510
       BIC RO, #0x01
        STR RO, [R1]
   511
   512
            BX LR
   513
   514 ;-----LED on-----
   515 ; Turns the LED on Port E on (full brightness)
   516 ; Modifies: RO, R1
   517 LED on
   518
            LDR R1, =GPIO PORTE DATA R
   519 LDR RO, [R1]
   520
       ORR RO, #0x01
       STR RO, [R1]
   521
   522
            BX LR
   523
   524 ;-----PortE In-----
   525 ; Returns RO with the value of Port E's Data register
   526 PortE In
   527
          LDR R1, =GPIO PORTE DATA R
   528
         LDR RO, [R1]
   529
            BX LR
   530
   531 :-----PortE Out-----
   532 ; Stores RO into the Port E Data register
   533 PortE Out
<
```

```
530
531 :-----PortE Out-----
532 ; Stores RO into the Port E Data register
533
    PortE Out
534
          LDR R1, =GPIO PORTE DATA R
535
          STR RO, [R1]
536
          BX LR
537
538 :-----PortF E Init-----
539 ; Initialize GPIO Port F for negative logic switches on PFO and
540 ; PF4 as the Launchpad is wired. Weak internal pull-up
541 ; resistors are enabled, and the NMI functionality on PFO is
    ; disabled. Make the RGB LED's pins outputs.
543 ; Initialize GPIO Port E. PE1 is positive logic input.
544 ; and PEO is positive logic output.
    ; Input: none
545
    ; Output: none
546
    ; Modifies: RO, R1, R2
    PortF E Init
548
        LDR R1, =SYSCTL RCGCGPIO R
                                       ; 1) activate clock for Port F and E
549
550
       LDR RO, [R1]
       ORR RO, RO, #0x30
                                       ; set bit 5 and 6 to turn on clock
551
        STR RO, [R1]
552
553
        NOP
554
        NOP
                                       ; allow time for clock to finish
555
        LDR R1, =GPIO PORTF LOCK R
                                      ; 2) unlock the lock register
       LDR RO, =0x4C4F434B
556
                                       ; unlock GPIO Port F Commit Register
        STR RO, [R1]
557
558
        LDR R1, =GPIO PORTF CR R
                                       ; enable commit for Port F
        MOV RO, #0xFF
559
                                       : 1 means allow access
560
        STR RO, [R1]
561
       ;LDR R1, =GPIO PORTF AMSEL R
                                       ; 3) disable analog functionality
       ; MOV RO, #0
                                       : 0 means analog is off
562
       ;STR RO, [R1]
563
564
       ;LDR R1, =GPIO PORTF PCTL R
                                      ; 4) configure as GPIO
```

```
main.s
         * Startup.s
          LDR R1, =GPIO PORTF CR R
 558
                                          ; enable commit for Port F
          MOV RO, #OxFF
 559
                                          : 1 means allow access
 560
          STR RO, [R1]
 561
         ;LDR R1, =GPIO PORTF AMSEL R
                                          ; 3) disable analog functionality
         ; MOV RO, #0
                                          ; 0 means analog is off
 562
 563
         ;STR R0, [R1]
         ;LDR R1, =GPIO PORTF PCTL R
 564
                                          ; 4) configure as GPIO
        ;MOV RO, #0x00000000
                                          ; 0 means configure Port F as GPIO
 565
 566
         ;STR R0, [R1]
 567
          LDR R1, =GPIO PORTF DIR R
                                          ; 5) set direction register
          MOV RO, #0x0E
                                          ; PFO and PF7-4 input, PF3-1 output
 568
          STR RO, [R1]
 569
 570
          LDR R1, =GPIO PORTF AFSEL R
                                          ; 6) regular port function
 571
          MOV RO. #0
                                          ; 0 means disable alternate function
 572
          STR RO, [R1]
 573
          LDR R1, =GPIO PORTF PUR R
                                          ; pull-up resistors for PF4, PF0
         MOV RO, #0x11
                                          ; enable weak pull-up on PFO and PF4
 574
 575
          STR RO, [R1]
 576
          LDR R1, =GPIO PORTF DEN R
                                         ; 7) enable Port F digital port
 577
          MOV RO, #OxFF
                                          ; 1 means enable digital I/O
 578
          STR RO, [R1]
 579 : PortE Init
          LDR R1, =GPIO PORTE DIR R
 580
                                          ; 1) set direction register
 581
          MOV RO. #0x01
                                          ; PE1 input, PE0 output
 582
          STR RO, [R1]
          LDR R1, =GPIO PORTE DEN R
 583
                                          ; 3) enable Port E digital port
 584
          MOV RO, #0x03
                                          ; 1 means enable digital I/O
 585
          STR RO, [R1]
 586
          BX LR
 587
 588
 589
           ALIGN ; make sure the end of this section is aligned
 590
           END
                    ; end of file
 591
 592
                                                                                                      Stellaris ICDI
```





