

Table 10. Expansion Header P8 Pinout

PIN	PROC	NAME	MODE0	MODE1	MODE2	MODE3	MODE4	MODE5	MODE6	MODE7
1,2					GNI)				
3	R9	GPIO1_6	gpmc_ad6	mmc1_dat6						gpio1[6]
4	T9	GPIO1_7	gpmc_ad7	mmc1_dat7						gpio1[7]
5	R8	GPIO1_2	gpmc_ad2	mmc1_dat2						gpio1[2]
6	T8	GPIO1_3	gpmc_ad3	mmc1_dat3						gpio1[3]
7	R7	TIMER4	gpmc_advn_ale		timer4					gpio2[2]
8	T7	TIMER7	gpmc_oen_ren		timer7					gpio2[3]
9	T6	TIMER5	gpmc_be0n_cle		timer5					gpio2[5]
10	U6	TIMER6	gpmc_wen	1-1-1-4-40	timer6		-OFPOR !-			gpio2[4]
11	R12	GPI01_13	gpmc_ad13	lcd_data18	mmc1_dat5	mmc2_dat1	eQEP2B_in			apio1[13]
12 13	T12	GPIO1_12	GPMC_AD12	LCD_DATA19 lcd_data22	Mmc1_dat4	MMC2_DAT0	EQEP2A_IN			gpio1[12]
14	T10 T11	EHRPWM2B	gpmc_ad9		mmc1_dat1	mmc2_dat5	ehrpwm2B			gpio0[23]
	U13	GPIO0_26 GPIO1_15	gpmc_ad10 gpmc_ad15	lcd_data21 lcd_data16	mmc1_dat2 mmc1_dat7	mmc2_dat6 mmc2_dat3	ehrpwm2_tripzone_in eQEP2_strobe			gpio0[26]
15										gpio1[15]
16	V13	GPIO1_14	gpmc_ad14	lcd_data17	mmc1_dat6	mmc2_dat2	eQEP2_index			gpio1[14]
17	U12	GPI00_27	gpmc_ad11	lcd_data20	mmc1_dat3	mmc2_dat7	ehrpwm0_synco		0.6	(gpio0[27])
18	V12	GPIO2_1	gpmc_clk_mux0	lcd_memory_clk	gpmc_wait1	mmc2_clk	Chumuum 2A		mcasp0_fsr	gpio2[1]
19	U10	EHRPWM2A	gpmc_ad8	lcd_data23	mmc1_dat0	mmc2_dat4	(ehrpwm2A)			gpio0[22]
20 21	V9 U9	GPIO1_31	gpmc_csn2	gpmc_be1n	mmc1_cmd					gpio1[31]
		GPIO1_30	gpmc_csn1	gpmc_clk	mmc1_clk					gpio1[30]
22 23	V8 U8	GPIO1_5	gpmc_ad5	mmc1_dat5 mmc1_dat4						gpio1[5]
23 24	V7	GPIO1_4	gpmc_ad4	mmc1_dat4 mmc1_dat1						gpio1[4]
24 25	V / U7	GPIO1_1 GPIO1_0	gpmc_ad1	mmc1_dat1						gpio1[1]
			gpmc_ad0	mmc1_dato						gpio1[0]
26	V6	GPIO1_29	gpmc_csn0							gpio1[29]
27	U5	GPIO2_22	lcd_vsync	gpmc_a8						gpio2[22]
28	V5 R5	GPIO2_24 GPIO2_23	lcd_pclk	gpmc_a10						gpio2[24]
29	R6	GPIO2_23 GPIO2_25	lcd_hsync	gpmc_a9						gpio2[23]
30 31	V4	UART5_CTSN	lcd_ac_bias_en lcd_data14	gpmc_a11 gpmc_a18	eQEP1_index	mcasp0_axr1	uart5_rxd		wortE stan	gpio2[25]
32	T5	UART5_CTSN UART5_RTSN	lcd_data14	gpmc_a16 gpmc_a19	eQEP1_index eQEP1_strobe	mcaspo_axri mcasp0_ahclkx	mcasp0_axr3		uart5_ctsn uart5_rtsn	gpio0[10] gpio0[11]
33	V3	UART4_RTSN	lcd_data13	gpmc_a17	eQEP1B in	mcasp0_fsr	mcasp0_axr3		uart4 rtsn	gpio0[11]
34	U4	UART3_RTSN	lcd_data13	gpmc_a15	ehrpwm1B	mcasp0_isi	mcasp0_axr2		uart3 rtsn	gpio2[17]
35	V2	UART4_CTSN	lcd_data11	gpmc_a16	eQEP1A_in	mcasp0_aricikr	mcasp0_axr2		uart4 ctsn	gpio0[8]
36	U3	UART3_CTSN	lcd_data12	gpmc_a14	ehrpwm1A	mcasp0_axr0	IIIcaspo_axi2		uart3 ctsn	gpio2[16]
37	U1	UART5_TXD	lcd_data10	gpmc a12	ehrpwm1_tripzone_in	mcasp0_axro	uart5 txd		uart2 ctsn	gpio2[10]
38	U2	UART5_TXD	lcd_data9	gpmc_a12	ehrpwm0_synco	mcasp0_acikx mcasp0_fsx	uart5_rxd		uart2_rtsn	gpio2[14] gpio2[15]
39	T3	GPIO2_12	lcd_data6	gpmc_a6	GIII PWIIIO_3 YIICO	eQEP2_index	uarto_rxu		uaitz_itaii	gpio2[13]
40	T4	GPIO2_12	lcd_data7	gpmc_a7		eQEP2_index eQEP2_strobe	pr1 edio data out7			gpio2[12]
41	T1	GPIO2_13	lcd_data4	gpmc_a4		eQEP2A in	pri_eulo_uata_out/			gpio2[13]
42	T2	GPIO2_11	lcd_data5	gpmc_a5		eQEP2B in				gpio2[10]
43	R3	GPIO2_11	lcd_data3	gpmc_a2		ehrpwm2_tripzone_in				gpio2[8]
44	R4	GPIO2_9	lcd_data3	gpmc_a3		ehrpwm0_synco				gpio2[9]
45	R1	GPIO2_6	lcd_data0	gpmc_a0		ehrpwm2A				gpio2[6]
46	R2	GPIO2_7	lcd_data0	gpmc_a1		ehrpwm2B				gpio2[7]

Table 11. Expansion Header P9 Pinout

10 A10 SYS_RESER RESET_OUT	PIN 1,2 3,4 5,6 7,8 9	PROC	NAME	MODE0	MODE1	MODE2	MODE3 GND DC_3.3V VDD_5V SYS_5V PWR BUT	MODE4	MODE5	MODE6	MODE7		
13		A10	SYS_RESETn	RESET_OUT									
13	11	T17	UART4_RXD	gpmc_wait0	mii2_crs	gpmc_csn4	rmii2_crs_dv	mmc1_sdcd		uart4_rxd_mux2	gpio0[30]		
14	12	U18	GPIO1_28	gpmc_be1n	mii2_col	gpmc_csn6	mmc2_dat3	gpmc_dir			gpio1[28]		
16	13	U17	UART4_TXD		mii2_rxerr	gpmc_csn5	rmii2_rxerr	mmc2_sdcd		uart4_txd_mux2	gpio0[31]		
Title	14	U14	EHRPWM1A	gpmc_a2	mii2_txd3	rgmii2_td3	mmc2_dat1	gpmc_a18		ehrpwm1A_mux1	gpio1[18]		
17	15	R13	GPIO1_16	gpmc_a0	gmii2_txen	rmii2_tctl	mii2_txen	gpmc_a16		ehrpwm1_tripzone_input	gpio1[16]		
18	16	T14	EHRPWM1B	gpmc_a3	mii2_txd2	rgmii2_td2	mmc2_dat2	gpmc_a19		ehrpwm1B_mux1	gpio1[19]		
18		A16	I2C1_SCL		mmc2_sdwp			J		_	gpio0[5]		
19	18	B16			mmc1_sdwp		ehrpwm0_tripzone				gpio0[4]		
20 D18 IZC2_SDA uart_ctsn timer6 dcan0_tx	19	D17			timer5		(I2C2 SCL)	spi1_cs1			gpio0[13]		
21 B17	20	D18	I2C2_SDA	uart1_ctsn	timer6	dcan0_tx		spi1_cs0			gpio0[12]		
22	21	B17	UART2_TXD	spi0_d0	uart2_txd	12C2_SCL		<u></u>		EMU3_mux1	gpio0[3]		
23	22	A17	UART2_RXD		uart2_rxd	I2C2_SDA	ehrpwm0A			EMU2_mux1	gpio0[2]		
24 D15 UART1_TXD								gpmc_a17			gpio1[17]		
25	24	D15	UART1_TXD		mmc2_sdwp		I2C1_SCL	v i =		. = ,	gpio0[15]		
D16	25	A14	GPIO3 21	mcasp0 ahclkx		mcasp0 axr3	mcasp1 axr1	EMU4 mux2			gpio3[21]		
27		D16						_			gpio0[14]		
C12 SPI1_CS0								EMU2 mux2			gpio3[19]		
29 613 SPI1_DU mcaspU_six enrpwmUB Spi1_dU mmc1_sdcd_mux1 9 9 9 9 9 9 9 9 9							spi1 cs0				gpio3[17]		
SPI_DI	29	B13									gpio3[15]		
AT3 SPIT_SCLK mcaspu_acikx ehrpwmuA SpiT_scik mmcu_sdcd_mux1 g											gpio3[16]		
VADC	31	A13									gpio3[14]		
33 C8 AIN4 34 AGND 35 A8 AIN6 36 B8 AIN5 37 B7 AIN2 38 A7 AIN3 39 B6 AIN0 40 C7 AIN1 41# D14 CLKOUT2 xdma_event_intr1 tclkin clkout2 timer7_mux1 EMU3_mux0 g 42@ B12 GPI03_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx spi1_sclk mmc0_sdwp xdma_event_intr2 g 42@ B12 GPI03_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx spi1_sclk mmc0_sdwp xdma_event_intr2 g			_										
34 AGND 35 A8 36 B8 37 B7 38 A7 39 B6 40 C7 41# D14 CLKOUT2 xdma_event_intr1 tclkin clkout2 timer7_mux1 EMU3_mux0 g 41# D13 GPIO3_20 mcasp0_axr1 eQEP0_index Mcasp1_axr0 emu3 g 42@ C18 GPIO3_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx spi1_sclk mmc0_sdwp xdma_event_intr2 c B12 GPIO3_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx spi1_sclk mmc0_sdwp xdma_event_intr2 c		C8											
35 A8 AIN6 36 B8 AIN5 37 B7 AIN2 38 A7 AIN3 39 B6 AIN0 40 C7 AIN1 41# D14 CLKOUT2 xdma_event_intr1 tclkin clkout2 timer7_mux1 EMU3_mux0 g D13 GPIO3_20 mcasp0_axr1 eQEP0_index Mcasp1_axr0 emu3 g C18 GPIO0_7 eCAP0_in_PWM0_out uart3_txd spi1_cs1 pr1_ecap0_ecap_capin_apwm_o spi1_sclk mmc0_sdwp xdma_event_intr2 c B12 GPIO3_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx g		00											
36 B8 AIN5 37 B7 AIN2 38 A7 AIN3 39 B6 AIN0 40 C7 AIN1 41# D14 CLKOUT2 xdma_event_intr1 tclkin clkout2 timer7_mux1 EMU3_mux0 g D13 GPIO3_20 mcasp0_axr1 eQEP0_index Mcasp1_axr0 emu3 g C18 GPIO0_7 eCAP0_in_PWM0_out uart3_txd spi1_cs1 pr1_ecap0_ecap_capin_apwm_o spi1_sclk mmc0_sdwp xdma_event_intr2 c B12 GPIO3_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx g		Δ8											
37 B7 AIN2 38 A7 AIN3 39 B6 AIN0 40 C7 AIN1 41# D14 CLKOUT2 xdma_event_intr1 tclkin clkout2 timer7_mux1 EMU3_mux0 g D13 GPIO3_20 mcasp0_axr1 eQEP0_index Mcasp1_axr0 emu3 g C18 GPIO0_7 eCAP0_in_PWM0_out uart3_txd spi1_cs1 pr1_ecap0_ecap_capin_apwm_o spi1_sclk mmc0_sdwp xdma_event_intr2 c B12 GPIO3_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx g AIN2 AIN3 AIN0 AIN1 Clkout2 timer7_mux1 EMU3_mux0 g Mcasp1_axr0 emu3 emu3 emu3 emu3 emu3 emu3 emu3 emu3													
38 A7 AIN3 39 B6 AIN0 40 C7 AIN1 41# D14 CLKOUT2 xdma_event_intr1 tclkin clkout2 timer7_mux1 EMU3_mux0 g D13 GPIO3_20 mcasp0_axr1 eQEP0_index Mcasp1_axr0 emu3 g C18 GPIO0_7 eCAP0_in_PWM0_out uart3_txd spi1_cs1 pr1_ecap0_ecap_capin_apwm_o spi1_sclk mmc0_sdwp xdma_event_intr2 g B12 GPIO3_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx g													
39 B6 AIN0 40 C7 AIN1 11# D14 CLKOUT2 xdma_event_intr1 tclkin clkout2 timer7_mux1 EMU3_mux0 g D13 GPIO3_20 mcasp0_axr1 eQEP0_index Mcasp1_axr0 emu3 g C18 GPIO0_7 eCAP0_in_PWM0_out uart3_txd spi1_cs1 pr1_ecap0_ecap_capin_apwm_o spi1_sclk mmc0_sdwp xdma_event_intr2 c B12 GPIO3_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx g AIN0 AIN1 ClkouT2 Mcasp1_axr0 emu3 g Mcasp1_axr0 emu3 g Mcasp1_axr0 spi1_sclk mmc0_sdwp xdma_event_intr2 c Mcasp1_aclkx g B12 GPIO3_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx													
40 C7 41# D14 CLKOUT2 xdma_event_intr1 tclkin clkout2 timer7_mux1 EMU3_mux0 g D13 GPIO3_20 mcasp0_axr1 eQEP0_index Mcasp1_axr0 emu3 g C18 GPIO0_7 eCAP0_in_PWM0_out uart3_txd spi1_cs1 pr1_ecap0_ecap_capin_apwm_o spi1_sclk mmc0_sdwp xdma_event_intr2 c B12 GPIO3_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx g AIN1 Clkout2 timer7_mux1 EMU3_mux0 g Mcasp1_axr0 emu3 g Mcasp1_axr0 emu3 g Mcasp1_sclk mmc0_sdwp xdma_event_intr2 c Mcasp1_aclkx g Mcasp1_aclk g Mcasp													
41# D14 CLKOUT2 xdma_event_intr1 tclkin clkout2 timer7_mux1 EMU3_mux0 g D13 GPIO3_20 mcasp0_axr1 eQEP0_index Mcasp1_axr0 emu3 g C18 GPIO0_7 eCAP0_in_PWM0_out uart3_txd spi1_cs1 pr1_ecap0_ecap_capin_apwm_o spi1_sclk mmc0_sdwp xdma_event_intr2 c B12 GPIO3_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx g													
41# D13 GPIO3_20 mcasp0_axr1 eQEP0_index Mcasp1_axr0 emu3 g 42@ C18 GPIO0_7 eCAP0_in_PWM0_out uart3_txd spi1_cs1 pr1_ecap0_ecap_capin_apwm_o spi1_sclk mmc0_sdwp xdma_event_intr2 c B12 GPIO3_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx g			CLKOUT2	xdma_event_intr1		tclkin	- Control of the Cont	timer7 mux1		EMU3 mux0	gpio0[20]		
C18 GPIO0_7 eCAPO_in_PWM0_out uart3_xxd spi1_cs1 pr1_ecap0_ecap_capin_apwm_o spi1_sclk mmc0_sdwp xdma_event_intr2 c	41#				eQEP0_index	tomin				211100_111010	gpio3[20]		
B12 GPIO3_18 Mcasp0_aclkr eQEP0A_in Mcasp0_axr2 Mcasp1_aclkx g					_	Spi1 cs1			mmc0_sdwn	xdma_event_intr2	gpio0[7]		
	42@										gpio3[18]		
43-46 GND	43-46		0.1000								Shroof		