# ELEC 374 - PHASE 1 REPORT

Group 2


Tom Heysel

Allison Christensen

Matthieu Roux

Simon Day

# **Current Processor Diagram**



#### **VHDL** Code

#### 32-5 Bus Encoder

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity encoder is
 port(
    a : in STD_LOGIC_VECTOR(23 downto 0);
    BusMuxOut : out STD LOGIC VECTOR(4 downto 0);
    -- Register Inputs
    R0 BusMuxOut : IN STD LOGIC VECTOR(31 downto 0);
    R1_BusMuxOut : IN STD_LOGIC_VECTOR(31 downto 0);
    R2 BusMuxOut : IN STD LOGIC VECTOR(31 downto 0);
    R3 BusMuxOut : IN STD LOGIC VECTOR(31 downto 0);
    R4_BusMuxOut : IN STD_LOGIC_VECTOR(31 downto 0);
    R5 BusMuxOut : IN STD LOGIC VECTOR(31 downto 0);
    R6 BusMuxOut : IN STD LOGIC VECTOR(31 downto 0);
    R7 BusMuxOut : IN STD LOGIC VECTOR(31 downto 0);
    R8_BusMuxOut : IN STD_LOGIC_VECTOR(31 downto 0);
    R9_BusMuxOut : IN STD_LOGIC_VECTOR(31 downto 0);
    R10 BusMuxOut : IN STD LOGIC VECTOR(31 downto 0);
    R11_BusMuxOut : IN STD_LOGIC_VECTOR(31 downto 0);
    R12 BusMuxOut : IN STD LOGIC VECTOR(31 downto 0);
    R13_BusMuxOut : IN STD_LOGIC_VECTOR(31 downto 0);
    R14_BusMuxOut : IN STD_LOGIC_VECTOR(31 downto 0);
    R15_BusMuxOut : IN STD_LOGIC_VECTOR(31 downto 0);
                  : IN STD LOGIC VECTOR(31 downto 0);
   HIout
    L0out
                  : IN STD LOGIC VECTOR(31 downto 0);
    Zhighout
                  : IN STD_LOGIC_VECTOR(31 downto 0);
   Zlowout
                  : IN STD_LOGIC_VECTOR(31 downto 0);
                  : IN STD_LOGIC_VECTOR(31 downto 0);
   PCout
   MDRout
                  : IN STD LOGIC VECTOR(31 downto 0);
    In Portout
                  : IN STD LOGIC VECTOR(31 downto 0);
   Cout
                  : IN STD_LOGIC_VECTOR(31 downto 0)
 );
end encoder;
architecture bhy of encoder is
begin
```

```
process(a,
                R0 BusMuxOut,
                R1_BusMuxOut ,
                R2 BusMuxOut,
                R3_BusMuxOut,
                R4_BusMuxOut,
                R5 BusMuxOut ,
                R6_BusMuxOut,
                R7 BusMuxOut ,
                R8_BusMuxOut,
                R9_BusMuxOut,
                R10_BusMuxOut,
                R11_BusMuxOut,
                R12 BusMuxOut,
                R13_BusMuxOut,
                R14_BusMuxOut,
                R15_BusMuxOut,
                HIout,
                LOout,
                Zhighout,
                Zlowout,
                PCout,
                MDRout,
                In Portout)
begin
 case a is
     when R0_BusMuxOut => BusMuxOut <= "00000";</pre>
                          => BusMuxOut <= "00001";
     when R1 BusMuxOut
     when R2 BusMuxOut
                          => BusMuxOut <= "00010";
     when R3 BusMuxOut
                          => BusMuxOut <= "00011";
     when R4_BusMuxOut
                          => BusMuxOut <= "00100";
     when R5_BusMuxOut
                          => BusMuxOut <= "00101";
     when R6 BusMuxOut
                          => BusMuxOut <= "00110";
     when R7_BusMuxOut
                          => BusMuxOut <= "00111";
     when R8 BusMuxOut
                          => BusMuxOut <= "01000";
     when R9 BusMuxOut
                          => BusMuxOut <= "01001";
     when R10_BusMuxOut
                          => BusMuxOut <= "01010";
     when R11_BusMuxOut
                          => BusMuxOut <= "01011";
     when R12_BusMuxOut
                          => BusMuxOut <= "01100";
     when R13 BusMuxOut
                          => BusMuxOut <= "01101";
     when R14 BusMuxOut
                          => BusMuxOut <= "01110";
     when R15_BusMuxOut
                          => BusMuxOut <= "01111";
     when HIout
                          => BusMuxOut <= "10000";
     when LOout
                          => BusMuxOut <= "10001";
```

```
when Zhighout => BusMuxOut <= "10010";</pre>
     when Zlowout
                        => BusMuxOut <= "10011";
     when PCout
                        => BusMuxOut <= "10100";</pre>
                    => BusMuxOut <= "10101";
     when MDRout
     when In_Portout => BusMuxOut <= "10110";</pre>
     when others => BusMuxOut <= "XXXXXX";
 end case;
end process;
end bhv;
General Purpose Register
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;
ENTITY register32 IS PORT(
        : IN STD LOGIC VECTOR(31 DOWNTO 0);
    R1In : IN STD_LOGIC; -- load/enable.
    clr : IN STD_LOGIC; -- async. clear.
    clk : IN STD_LOGIC; -- clock.
        : OUT STD_LOGIC_VECTOR(31 DOWNTO 0) -- output
);
END register32;
ARCHITECTURE description OF register32 IS
BEGIN
    process(clk, clr)
    begin
        if clr = '1' then
            q <= "00000000";
        elsif rising_edge(clk) then
            if R1In = '1' then
                q \ll d;
            end if;
        end if;
    end process;
END description;
```

### 2-1 MUX for MDR

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;
entity mux is port
( in1 :in std_logic_vector(31 downto 0);
  in2
        :in std_logic_vector(31 downto 0);
  cs:in std_logic;
  output :OUT std_logic_vector(31 downto 0)
);
END mux;
ARCHITECTURE description OF mux IS
BEGIN
    process(in1, in2, cs)
    begin
        if cs = '0' then
            output <= in1;</pre>
        elsif cs = '1' then
            output <= in2;</pre>
        end if;
    end process;
END description;
```

#### **BUS MUX**

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
-- Entity Declaration
ENTITY BusMux IS
-- {{ALTERA IO BEGIN}} DO NOT REMOVE THIS LINE!
PORT
(
S : IN STD_LOGIC_VECTOR(4 downto 0);
-- Register Inputs
R0 BusMuxIn : IN STD LOGIC VECTOR(31 downto 0);
R1 BusMuxIn : IN STD LOGIC VECTOR(31 downto 0);
R2 BusMuxIn : IN STD LOGIC VECTOR(31 downto 0);
R3_BusMuxIn : IN STD_LOGIC_VECTOR(31 downto 0);
R4_BusMuxIn : IN STD_LOGIC_VECTOR(31 downto 0);
R5_BusMuxIn : IN STD_LOGIC_VECTOR(31 downto 0);
R6 BusMuxIn : IN STD LOGIC VECTOR(31 downto 0);
R7 BusMuxIn : IN STD LOGIC VECTOR(31 downto 0);
R8_BusMuxIn : IN STD_LOGIC_VECTOR(31 downto 0);
R9_BusMuxIn : IN STD_LOGIC_VECTOR(31 downto 0);
R10_BusMuxIn : IN STD_LOGIC_VECTOR(31 downto 0);
R11 BusMuxIn : IN STD LOGIC VECTOR(31 downto 0);
R12_BusMuxIn : IN STD_LOGIC_VECTOR(31 downto 0);
R13_BusMuxIn : IN STD_LOGIC_VECTOR(31 downto 0);
R14 BusMuxIn : IN STD LOGIC VECTOR(31 downto 0);
R15_BusMuxIn : IN STD_LOGIC_VECTOR(31 downto 0);
-- Other register Inputs
BusMuxIn_HI : IN STD_LOGIC_VECTOR(31 downto 0);
            : IN STD LOGIC VECTOR(31 downto 0);
BusMuxIn LO
BusMuxIn_Zhigh : IN STD_LOGIC_VECTOR(31 downto 0);
BusMuxIn Zlow : IN STD LOGIC VECTOR(31 downto 0);
BusMuxIn MDR
             : IN STD LOGIC VECTOR(31 downto 0);
-- Program Counter Input
BusMuxIn PC
                 : IN STD_LOGIC_VECTOR(31 downto 0);
--333
BusMuxIn In Port : IN STD LOGIC VECTOR(31 downto 0);
-- Output Port (What will go on the Bus)
BusMuxOut : OUT STD LOGIC VECTOR(31 downto 0)
);
-- {{ALTERA IO END}} DO NOT REMOVE THIS LINE!
```

```
END BusMux;
architecture BusMux architecture of BusMux is
begin
    process(
                R0 BusMuxIn,
                R1_BusMuxIn,
                R2 BusMuxIn,
                R3_BusMuxIn,
                R4 BusMuxIn,
                R5 BusMuxIn,
                R6_BusMuxIn,
                R7 BusMuxIn,
                R8 BusMuxIn,
                R9 BusMuxIn,
                R10 BusMuxIn,
                R11 BusMuxIn,
                R12 BusMuxIn,
                R13_BusMuxIn,
                R14 BusMuxIn,
                R15_BusMuxIn,
                BusMuxIn_HI ,
                BusMuxIn LO,
                BusMuxIn_Zhigh,
                BusMuxIn_Zlow ,
                BusMuxIn_PC ,
                BusMuxIn_In_Port,
                BusMuxIn MDR )
    begin
            case S is
                 when "00000"
                                => BusMuxOut <= R0 BusMuxIn;
                 when "00001"
                                => BusMuxOut <= R1 BusMuxIn;
                                => BusMuxOut <= R2 BusMuxIn;
                 when "00010"
                                => BusMuxOut <= R3 BusMuxIn;
                 when "00011"
                 when "00100"
                                => BusMuxOut <= R4 BusMuxIn;
                                => BusMuxOut <= R5 BusMuxIn;
                 when "00101"
                 when "00110"
                                => BusMuxOut <= R6 BusMuxIn;
                 when "00111"
                                => BusMuxOut <= R7_BusMuxIn;</pre>
                                => BusMuxOut <= R8 BusMuxIn;
                 when "01000"
                 when "01001"
                                => BusMuxOut <= R9 BusMuxIn;
                 when "01010"
                                => BusMuxOut <= R10 BusMuxIn;
                 when "01011"
                                => BusMuxOut <= R11 BusMuxIn;
                 when "01100"
                                => BusMuxOut <= R12_BusMuxIn;</pre>
                 when "01101"
                                => BusMuxOut <= R13_BusMuxIn;</pre>
```

```
when "01110" => BusMuxOut <= R14 BusMuxIn;</pre>
                 when "01111" => BusMuxOut <= R15 BusMuxIn;</pre>
                 when "10000" => BusMuxOut <= BusMuxIn HI;</pre>
                 when "10001" => BusMuxOut <= BusMuxIn LO;</pre>
                 when "10010" => BusMuxOut <= BusMuxIn_Zhigh;</pre>
                 when "10011" => BusMuxOut <= BusMuxIn Zlow;</pre>
                 when "10100" => BusMuxOut <= BusMuxIn PC;</pre>
                 when "10101" => BusMuxOut <= BusMuxIn_MDR;</pre>
                 when "10110" => BusMuxOut <= BusMuxIn In Port;</pre>
                 when others => BusMuxOut <= "XXXXXX";
            end case:
    end process;
end architecture;
ALU
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity alu is
    Port ( input_a : in signed(31 downto 0);
            input_b : in signed(31 downto 0);
            selection : in STD_LOGIC_VECTOR (2 downto 0);
            AluOut
                         : out signed(3 downto 0));
end alu;
architecture Behavioral of alu is
    process(input_a, input_b, selection)
        begin
        case selection is
            when "000" => AluOut<= input_a and input_b; -- AND gate
            when "001" => AluOut<= input_a or input_b; -- OR gate
            when "010" => AluOut<= not input a ;</pre>
                                                     -- NOT gate
            when "011" => AluOut<= input_a xor input_b; -- XOR gate
            when "100" => AluOut<= input a + input b; -- addition
            when "101" => AluOut<= input_a - input_b; -- subtraction</pre>
            when "110" => AluOut<= -- multiplication
            when "111" => AluOut<= -- division
            when others => NULL;
        end case:
    end process;
end Behavioral;
```

## **Booth Algorithm**

```
LIBRARY ieee;
entity booth multiplier is
   port (
       a_input : in std_logic_vector(31 downto 0); -- Input A
       b_input : in std_logic_vector(31 downto 0); -- Input B
       output : out std_logic_vector(63 downto 0); -- Output
   );
end booth multiplier
architecture booth multiplier of booth multiplier is
   begin
       process(a_input, b_input)
       variable result, temp, to result : std logic vector(63 downto 0);
       variable ADD, SUB, ZEROES : std_logic_vector(31 downto 0); --
Purpose of the se variables is given below
       begin
           ADD := a_input;
                                         -- Used for when A is to be added
           SUB
                 := (0 - a input); -- Used for when A is to be
subrstracted
           result := x"0000000000000000" -- Makes the result 0 at start
           ZEROES := x"00000000"
           for i in 0 to 31 loop
               if (i =0) then
                   if (b input(0) = 1) then
                       to_result(31 downto 0) := toSub;
                   end if;
               else
                   if(b_input(i) = '1' and b_input(i-1) = '0') then
                       to result := ZEROES & SUB;
                   elsif (b_input(i) = '0' and b_input(i-1) = '0') then
                       to result:= ZEROES & ADD;
                       else
                           to_result := ZEROES & ZEROES;
                       end if;
                   end if;
               --Sign Extension
                   if (to_result(31) = '1') then
                       to result(63 downto 32) := x"FFFFFFFF;
                   elsif (to_result(31) = '0') then
```

```
to_result(63 downto 32) := x"000000000";
end if;
to_result := STD_LOGIC_VECTOR(SHIFT_LEFT(UNSIGNED(to_result),
i));
result := result + to_result;
end loop;
```

### **Test Benches**

Had our team been able to compile our project successfully, we would have simulated our design using Modelsim. In the Phase 1 instruction set, we were given a sample testbench template in VHDL for the logical AND instruction which we would have been able to use for other instructions with some verification and revision. Our first steps in writing testbenches would be focused on clock generation, adjusting some of the constants in the template to match the target clock rates. With the new signals defined, we would proceed to modify the logic within some given process. The sequential statements inside a process operate on the values they are at immediately before the process begins. To connect these signals and test our device design, we would have started with a reset pulse and a short delay to allow us to see that the machine can be held in this idle state. As we move forward with the remainder of the project, following these steps in writing our testbench should allow us to test the basic functionality of our design and to examine the signals to see that they have been generated correctly.