Microcomputertechnik

Überblick

Applikation

Algorithmus

Programmiersprache

Assemblersprache

Maschinencode


Instruktionsset


Mikroarchitektur/Gatter/Register

Transistoren

Physik

Software





Ken Thompson, Dennis Ritchie

C Keywords (Auswahl)

bool (C23) extern false (C23) float break for case goto char if const int continue long	sizeof static struct switch true (C23) typedef	default do double else unsigned void	return volatile short signed register union	
---	---	---	--	--

Python Keywords

False None True and as assert async	await break class continue def del elif	else except finally for from global if	<pre>import in is lambda nonlocal not or</pre>	pass raise return try while with yield	
---	---	--	--	--	--

Go Keywords

break default case defer chan else const fallthrough continue for	func go goto if import	interface map package range return	select struct switch type var	
---	------------------------------------	--	---	--

https://go.dev/ref/spec#Keywords

Hochsprache zu Maschinencode


Rust

```
pub fn square(num: i32) -> i32 {
    num * num
}
```

Assembler

```
square:
               {r7, lr}
        push
                sp, #8
        sub
               r1, r0, r0, r0
        smull
                r2, r1
        mov
                r2, [sp, #4]
        str
               r0, r1, asr #31
        cmp.w
                .LBB0_2
        bne
                .LBB0_1
        b
.LBB0_1:
                r0, [sp, #4]
        ldr
        add
                sp, #8
                {r7, pc}
        pop
.LBB0_2:
                r0, .LCPI0_0
        ldr
.LPC0_0:
        add
                r0, pc
        ldr
                r2, .LCPI0_1
.LPC0_1:
        add
                r2, pc
                r1, #33
        movs
                core::panicking::panic
        .inst.n 0xdefe
.LCPI0 0:
               str.0-(.LPC0_0+4)
        long
.LCPI0_1:
        .long
                .L__unnamed_1-(.LPC0_1+4)
.L__unnamed_2:
               "/app/example.rs"
        .ascii
.L__unnamed_1:
        .long
               .L__unnamed_2
        .asciz "\017\000\000\000\013\000\000\000\005\000\000"
str.0:
        .ascii "attempt to multiply with overflow"
```


Aufbau und Funktion eines Microprozessors




Decoding instruction located in instruction register.

https://erik-engheim.medium.com/how-does-a-microprocessor-run-a-program-11744ab47d04


AVR Architektur Blockschaltbild




1971: Intel 4004




AMD Threadripper




Apple M1




ARM Cortex A67



von Neumann Architektur




Harvard Architektur




Fetch - Decode - Execute

Cortex-M4 Pipeline



Arithmetic Logic Unit (ALU)



Mindestens:

- Addition (ADD)
- Negation (NOT)
- Konjunktion (AND)

Zusätzlich (Auswahl):

- Subtraktion
- Vergleich
- Multiplikationen / Division
- Oder
- Shift / Rotation

Instruction Set

MIPS32 Add Immediate Instruction

001000	00001	00010	0000000101011110
OP Code	Addr 1	Addr 2	Immediate value

Equivalent mnemonic: addi \$r1 , \$r2 , 350

http://lyons42.com/AVR/Opcodes/AVRAIIOpcodes.html

A64 Instruction Set

C4.1 A64 instruction set encoding

The A64 instruction encoding is:



Table C4-1 Main encoding table for the A64 instruction set

Decode fields	Decode group or instruction page				
ор0					
0000	Reserved on page C4-284.				
0001	Unallocated.				
0010	SVE instructions. See <i>The Scalable Vector Extension (SVE)</i> on page A2-110.				
0011	Unallocated.				
100x	Data Processing Immediate on page C4-284.				
101x	Branches, Exception Generating and System instructions on page C4-289.				
x1x0	Loads and Stores on page C4-298.				
x101	Data Processing Register on page C4-332.				
x111	Data Processing Scalar Floating-Point and Advanced SIMD on page C4-342				

ß	1 29	28 26	25 23	22	I	- 1	- 1	- 1	0
		100	op0						

Table C4-3 Encoding table for the Data Processing -- Immediate group

Decode fields					
ор0	Decode group or instruction page				
00x	PC-rel. addressing on page C4-285				
010	Add/subtract (immediate) on page C4-285				
011	Add/subtract (immediate, with tags) on page C4-286				
100	Logical (immediate) on page C4-286				
101	Move wide (immediate) on page C4-287				
110	Bitfield on page C4-288				
111	Extract on page C4-288				

31 30 29 28 27 26 25 24 23 22 21	10	9 5	4 0
sf op S 1 0 0 0 1 0 sh	imm12	Rn	Rd

Decode fields			In at most in a name		
sf	ор	s	Instruction page		
0	0	0	ADD (immediate) - 32-bit variant		
0	0	1	ADDS (immediate) - 32-bit variant		
0	1	0	SUB (immediate) - 32-bit variant		
0	1	1	SUBS (immediate) - 32-bit variant		
1	0	0	ADD (immediate) - 64-bit variant		
1	0	1	ADDS (immediate) - 64-bit variant		
1	1	0	SUB (immediate) - 64-bit variant		
1	1	1	SUBS (immediate) - 64-bit variant		

Instruction Set





Figure 5: Instruction set

Reduced Instruction Set Computer (RISC)

- Opcode hat eine feste Länge
- Meistens 1 Takt pro Operation
- Load/Store Architektur: Separate Lade und Speicher-Befehle
- Hohe Anzahl an Registern für Zwischenresultate
- Oft Harvard-Architektur
- Grundsätzlich: Einfachere Architektur, einfacher für Compiler
- Alles andere: CISC

SoC vs Microprocessor vs Microcontroller


Microcontroller: ATmega328P




System on Chip (SoC)


Herz des Raspberry Pi 4: Broadcom BCM2711

Das System-on-Chip (SoC) BCM2711 vereint nicht nur vier CPU-Kerne mit einer GPU, sondern enthält auch Controller für viele Schnittstellen.







Samsung Galaxy S3



Microprocessor: AMD Ryzen Threadripper





Advanced RISC Machine (ARM)

"Arm licenses processor designs to semiconductor companies that incorporate the technology into their computer chips.

Licensees pay an up-front fee to gain access to our technology, and a royalty on every chip that uses one of our technology designs.


Typically, the royalty is based on the selling price of the chip."

(https://group.softbank/en/ir/financials/annual_reports/2021/message/segars, 08.01.2024)

Company Highlights







70%

of the world's population uses Arm-based products 270Bn+

Arm-based chips shipped to date

99%

of smartphones run on Arm-based processors

50%


of all chips with processors are Armbased

Moore's Law


Moore's Law: The number of transistors on microchips doubles every two years Our World

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.






Strukturgrösse




TSMC




 $7981 \quad 7988 \quad 7989 \quad 7991 \quad 7991 \quad 7992 \quad 7994 \quad 7995 \quad 7996 \quad 7991 \quad 7998 \quad 7999 \quad 7000 \quad 7001 \quad 7002 \quad 5002 \quad 5001 \quad 5001 \quad 5002 \quad 5001 \quad 5012 \quad$

Pipelining

Befehlsverarbeitung mit Pipelining



Befehlsverarbeitung ohne Pipelining



A - Befehlscode laden (IF, Instruction Fetch)

In der Befehlsbereitstellungsphase wird der Befehl, der durch den Befehlszähler adressiert ist, aus dem Arbeitsspeicher geladen. Der Befehlszähler wird anschließend hochgezählt.

B - Instruktion dekodieren und Laden der Daten (ID, Instruction Decoding)

In der Dekodier- und Ladephase wird der geladene Befehl dekodiert (1. Takthälfte) und die notwendigen Daten aus dem Arbeitsspeicher und dem Registersatz geladen (2. Takthälfte).

C - Befehl ausführen (EX, Execution)


In der Ausführungsphase wird der dekodierte Befehl ausgeführt. Das Ergebnis wird durch den Pipeline-latch gepuffert.

D - Ergebnisse zurückgeben (WB, Write Back)


In der Resultatspeicherphase wird das Ergebnis in den Arbeitsspeicher oder in den Registersatz zurückgeschrieben.

Speicher

Cache



(Silberschatz, 2019)



(Silberschatz, 2019)

Level	1	2	3	4	5
Name	registers	cache	main memory	solid-state disk	magnetic disk
Typical size	< 1 KB	< 16MB	< 64GB	< 1 TB	< 10 TB
Implementation technology	custom memory with multiple ports CMOS	on-chip or off-chip CMOS SRAM	CMOS SRAM	flash memory	magnetic disk
Access time (ns)	0.25-0.5	0.5-25	80-250	25,000-50,000	5,000,000
Bandwidth (MB/sec)	20,000-100,000	5,000-10,000	1,000-5,000	500	20-150
Managed by	compiler	hardware	operating system	operating system	operating system
Backed by	cache	main memory	disk	disk	disk or tape

Figure 1.14 Characteristics of various types of storage.

(Silberschatz, 2019)

Quellen

Silberschatz, 2019

: A.Silberschatz, P.B.Galvin, G. Gagne (2019): Operating System Concepts, Global Edition, Wiley