

# JFET IV Characteristics

# Contents


Executive Summary.....	3
Objective.....	3
JFET OpAmp Circuit (LAB).....	3
JFET OpAmp Circuit (SIM).....	5
Analysis.....	9
Addendum or Reference.....	8
Excel Generated Data.....	9


**Executive Summary:** The current voltage relationship in the JFET acts in an almost identical way to the FET, with the exception of varying  $V_{gs}$  at a negative voltage instead of a positive one to achieve the characteristic curves due to the natural ON state of the transistor allowing uninhibited electron flow. The input side  $I_{ds}$  and  $\sqrt{I_d}$  vs  $V_{gs}$  relationship also match expected theory, with an exponential and linear relationship respectively. The output side  $I_{ds}$  vs  $V_{ds}$  also demonstrates characteristic curves that match the FET's.

**Objective:** To study the relationships between the terminal currents and terminal voltages in the Junction Field Effect Transistor (JFET).

## JFET Op-Amp Circuit (LAB)

Schematic





JFET I-V characteristic curve on the right with the Id vs Vgs curve @Vgs=0 on the right.

Vgs (V)	Id (mA)	sqrt(Id)
0	6.376	2.525074
-0.5	3.848	1.961632
-1	1.66	1.28841
-1.5	0.245	0.494975
-2	3.00E-05	0.005477
-2.5	0.00E+00	0
-3	0	0
Vdd =5.63V		

Vdd= 5.63V is chosen, being in the saturation region for the Ids vs Vds curve @Vgs=0.

$V_p = 2V$  // Vgs when Id=0, the x intercept.


Idss=6.376mA // Id @ Vgs=0, the y intercept.

Using the oscilloscope's Ids vs Vds plot @ varying Vgs, we found Idss = 6.589mA and  $V_p=2V$ .

Comparing 1 operating point of the circuit in saturation mode (Vdd=5.63V, Vgs=0) (1) and vs the function's IV curve @ Vgs=0 (2), we see the values of Idss and  $V_p$  match. We can see this

These similarities, as well as the similarities between the JFET and MOSFET curves demonstrate that the former can function the same as the latter.

Schematic (note that -input pin of the opamp acts as virtual ground)



## Simulation Profile

Simulation Settings - ece2200l\_lab11\_jfet\_iv

General Analysis Configuration Files Options Data Collection Probe Window

Analysis Type:  
Time Domain (Transient)

Options:

- ☒ General Settings
- ☐ Monte Carlo/Worst Case
- ☒ Parametric Sweep
- ☐ Temperature (Sweep)
- ☐ Save Bias Point
- ☐ Load Bias Point
- ☐ Save Check Point
- ☐ Restart Simulation

Run To Time : 5ms seconds (TSTOP)

Start saving data after : 0 seconds

Transient options:

Maximum Step Size 0.1ms seconds

☐ Skip initial transient bias point calculation (SKIPBP)

☐ Run in resume mode

Output File Options...

Simulation Settings - ece2200l\_lab11\_jfet\_iv

General Analysis Configuration Files Options Data Collection Probe Window

Analysis Type:  
Time Domain (Transient)

Options:

- ☒ General Settings
- ☐ Monte Carlo/Worst Case
- ☒ Parametric Sweep
- ☐ Temperature (Sweep)
- ☐ Save Bias Point
- ☐ Load Bias Point
- ☐ Save Check Point
- ☐ Restart Simulation

Sweep Variable

☒ Voltage source Name: V1

☐ Current source Model type:

☐ Global parameter Model name:

☐ Model parameter Parameter name:

☐ Temperature


Sweep Type

☒ Linear Start Value: 0 End Value: -3.5

☐ Logarithmic Decade Increment: -0.5


☐ Value List

## Excel Generated Plots



For the  $I_{ds}$  vs  $V_{gs}$  graph, we are incrementing  $V_{dd}$  from 0 to 10V in 0 to 5ms so the larger the time the larger the  $V_{dd}$ .

Note that  $I_{ds} = I_d$ . We choose a  $V_{dd} = 5V$  in saturation for the load line. Doing KVL around the circuit we receive  $I_d = -V_{ds}/R_d + V_{dd}/R_d$  where the y intercept is  $V_{dd}/R_d$  and the x intercept is  $V_{ds} = V_{dd} = 5V$ .  $V_{dd}/R_d = 5V/100\Omega = 50mA$ . Similarly, for  $V_{dd} = 10V$ , we receive a y intercept of 100mA and an x intercept of 10V.



A linear relationship line exists between  $\sqrt{I_{ds}}$  and  $V_{gs}$ , which is expected, since we know from theory ( $I_{dssmax} = I_{dss} * (V_{gs}/V_p - 1)^2$ ) that  $I_{ds}$  increases exponentially with linear  $V_{gs}$  increase and we are removing the exponential behavior with the  $\sqrt{}$ .

Graphically from the  $I_{ds}$  vs  $V_{ds}$  graph, we see  $I_{dss} \approx 11.7 \text{ mA}$  and  $V_p \approx 3.3 \text{ V}$ .

Graphically from the  $\sqrt{I_d}$  vs  $V_{gs}$  graph we see  $I_{dss} \approx 11.73 \text{ mA}$  (we do  $\sqrt{I_{ds}}^2$ ) and  $V_p \approx 3 \text{ V}$ .

Specifically we are analyzing the  $I_{dss}$  and  $V_p$  @ the transition point between linear and saturation (but it could be anywhere along the horizontal of the  $V_{dd} = 10 \text{ V}$  line, since that is also in the saturation) in the  $I_{ds}$  vs  $V_{ds}$  plot (output side) as well as the  $I_{dss}$  and  $V_p$  from a chosen  $I_{ds}$  and  $V_{gs}$  point (input side) in the saturation region where  $V_{dd} = 5 \text{ V}$ . Since both match, the saturation behavior of the JFET is verified and is very similar to the FET.

## Analysis

One difference between the JFET and MOSFET is the requirement for a  $-V_{gs}$  at the input side instead of  $+V_{gs}$  like in the FET. This is because of the JFET's makeup, which consists of the N, negatively charged, regions connecting the drain and source in the transistor's natural state. The gate voltage are P, positively charged, regions that, when a negative voltage  $V_g$  is applied, will gather electrons around inside. This electron-electron gradient between the N and now increasingly negative P regions will repel electrons and create a depletion layer, closing the channel between the two P regions and not allowing current to pass from drain to source. This operates different to FETs, which have two N regions (drain and source) separated by a P region that can be controlled by a gate voltage which contributes no current due to the metal oxide layer. When a positive voltage is applied at the gate ( $V_{gs} > V_{th}$ ) negative charge carriers begin to attract towards the positive  $V_g$  and because the gate is in between the N regions, a current is established between the two N regions. In this way, we can see that both the JFET and the MOSFET can work in the same ways in the saturation region, and have applications like



amplification and switching. One works by the gate voltage restricting naturally established current flow and the other works by the gate voltage establishing current flow where there was none.

## Addendum or Reference

### Excel Generated Data (some datasets may be linked if too large)

#### Laboratory Data

Ids vs Vds @ varying Vgs Plot Data: [ECE2200L-L9pt1.xlsx](#)

Sqrt(Id) vs Vgs Plot Data: [2200-L9lab.xlsx](#)

#### Simulation Data

Ids vs Vds @ varying Vgs and Ids vs Vgs Plots: [2200L-L9sim1.xlsx](#)

Sqrt(Ids) vs Vgs Plot Data: [2200L-L9sim2.xlsx](#)