


# Power Switching Circuit Overview

Designed and written by Michael Huang

**Circuit Requirements:** Circuit must supply uninterrupted power to the load resistor at all times. It must detect the voltage from each internal battery and send an ON (1) or OFF (0) signal to the GPIO input of a Raspberry Pi to indicate when the battery is low charge or dead.

- Battery Voltage Range: 21-29.4V (~22V chosen as LOW, ~20V chosen as OFF)
- Max Load Current: 3A (5A chosen for most components)

## Main Circuit



## Summary:

When Vext is disconnected: Vint1 and Vint2 power the PMOS source (top), the PMOS gate, and the NMOS drain. The NMOS gate will be 0V, so the current will flow to the BJT base and allow the collector current to flow to GND, establishing the voltage divider (establishes low reference voltage potential of GND). The current will still flow to the PMOS gate and be subject to the voltage divider, so the  $V_{gs}$  is LOW relative to the high voltage at the source. With the voltages shown above, the  $V_g=14.6V$ ,  $V_s=24.3V$ , so  $V_{gs}=-9.7V$ . This LOW  $V_{gs}$  allows the Vint1 and Vint2 current to flow down to the load.

When Vext is connected: Vext powers the NMOS gate and drains the current previously at the BJT base to GND. With the base not powered, current will still flow to the PMOS gate but NOT be subject to the voltage divider, so the gate voltage will be HIGH (less LOW) relative to the source. With the voltages shown above, the

$V_g=24.3V$ ,  $V_s=24.3V$ , so  $V_{gs} \approx 0V$ . This HIGH (less LOW)  $V_{gs}$  prevents the flow of current at the PMOS source to drain and so only the  $V_{ext}$  current flows to the load.

Reminder for Transistors:

- NMOS conducts current from drain to source when  $V_{gs}$  (gate voltage relative to source) is HIGH.
- PMOS conducts current from source to drain when  $V_{gs}$  is LOW. Source & drain are inverted from standard configuration (S on top, D on bottom).

Resistors: High valued resistors are chosen to prevent power loss at the expense of capacitor charging speed.

- The resistors at the NMOS are a voltage divider used to supply the NMOS's gate voltage. It must be within the  $V_{gs(on)}$  range specified by the transistor datasheet for  $V_{ext}$ 's entire voltage range, 21-29.4V. The resistors at the PMOS gate serve the same purpose and send the PMOS's approximate  $V_{gs(on)}$  to the gate.


Schottky Diodes: One used for each battery. Used to prevent reverse currents from external sources or from the other batteries.

- Schottky diodes are specifically chosen for their lower voltage drop vs standard diodes and simplicity. The drop can be further lowered to the mV range with MOSFET (nmos, pmos) switching.

Capacitors: A 0.1uF capacitor is used at the NMOS gate to prevent voltage spikes/fluctuation from  $V_{ext}$ . A 100uF capacitor is used at the load resistor to ensure that the voltage is maintained at the load while the circuit switches between  $V_{int1}$  and  $V_{int2}$ , and  $V_{ext}$ .

- 100uF Capacitor Calculation: Assuming max voltage and current,  $E=29.4V \times 5A = 150W$ . Power needed during the switching time is  $150W \times 50ns$  (switching time) = 0.0000075W. By  $E=0.5CV^2$  (cap charge stored eqn), with  $E=0.0000075W$ ,  $V=0.5V$  (permissible voltage drop), I get  $C=0.00006F$  or 60uF, we use 100uF.

## Voltage Sensing



Summary: Vint1 powers the inverting input of the left opamp. It is the voltage that will be compared against the reference voltage, which is powered by Vint2 through a resistor and a Zener diode. The resistor will limit the current to the Zener diode's acceptable  $I_z$  value range ( $I_{zt}$ ) and the reverse biased Zener diode will regulate the voltage at its  $V_z$ . The single supply operational amplifier will compare the reference and input voltages. If the input voltage is above the reference, the opamp's  $V_{out}=0V$ . If it is below the reference, the opamp's  $V_{out}=V_{int1}$ . This output is then fed to a 30V to 3.3V voltage regulator before it connects to the Raspberry Pi GPIO pins.

Note: Per the requirements, Vint1 and Vint2 are connected to 2 pairs of opamps instead of just the one shown above. These control the LOW (22V<sub>z</sub>) and OFF (20V<sub>z</sub>) signals and have different Zener diode values.

Current Limit Resistor Calculation: For example, given a 20V<sub>z</sub>, 5mA  $I_z$  Zener diode, we will need  $R=800-2k$  for the Vint2 voltage range. The equation is  $R = (V_{in}-V_z)/I_z$ , so w/ the average value of Vint2,  $R=(25.2-20)/0.005=1.04k \rightarrow 1k$ . For a 22V<sub>z</sub>, 5mA Zener diode,  $R = 650 \rightarrow 700$ .  $P_{loss} = ((V_{in}-V_z)^2)/R = 0.13W$ , so 1/4W resistors are used.

Note: Since Vint2 fluctuates, the current going into the Zener will fluctuate away from the rated  $I_{zt}$ , so there exists reference voltage fluctuations as well.