




CS 5541 – Computer Systems

"Based on lecture notes developed by Randal E. Bryant and David R. O'Hallaron in conjunction with their textbook "Computer Systems: A Programmer's Perspective"



Module 3

Caches

Part 2 — Cache Memory


From: Computer Systems, Chapter 6

Instructor: James Yang


https://cs.wmich.edu/~zijiang

zijiang.yang@wmich.edu


General Cache Concept



General Cache Concepts: Hit



General Cache Concepts: Miss



General Caching Concepts: Types of Cache Misses

Cold (compulsory) miss

Cold misses occur because the cache is empty.


Conflict miss

- Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k.
 - E.g. Block i at level k+1 must be placed in block (i mod 4) at level k.
- Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
 - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.

Capacity miss

 Occurs when the set of active cache blocks (working set) is larger than the cache.


General Cache Organization (S, E, B)



Locate set **Cache Read** • Check if any line in set has matching tag E = 2^e lines per set Yes + line valid: hit Locate data starting at offset • • • • Address of word: t bits s bits b bits S = 2s sets tag block set index offset data begins at this offset B-1 0 1 2 tag valid bit B = 2b bytes per cache block (the data)


Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes




Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes



Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes



If tag doesn't match: old line is evicted and replaced

t=1	s=2	b=1
х	XX	X

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

0	$[0000_{2}],$	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[1000 ₂],	miss
0	[0 <u>00</u> 0 ₂]	miss

	V	Tag	Block
Set 0			
Set 1			
Set 2			
Set 3			

t=1	s=2	b=1
X	XX	х

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

0	[0000 ₂],	miss
1	[00012],	hit
7	[0 <u>11</u> 1 ₂],	miss
8	[10002],	miss
0	[00002]	miss

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3			

t=1	s=2	b=1
X	XX	х

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

t=1	s=2	b=1
X	XX	х

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

0	[00002],	miss
1	[00012],	hit
7	[01112],	miss
8	[1000 ₂],	miss
0	[00002]	miss

	V	Tag	Block
Set 0	1	1	M[8-9]
Set 1			
Set 2			
Set 3	1	0	M[6-7]


t=1	s=2	b=1
X	XX	х

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set


	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set




E-way Set Associative Cache (Here: E = 2)



E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set



No match:

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

t=2	s=1	b=1
XX	X	X

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

0	$[00\underline{0}0_{2}],$	miss
1	[00012],	hit
7	[01 <u>1</u> 1 ₂],	miss
8	[1000,],	miss
0	[00002]	hit

	V	Tag	Block
Set 0	0		
	0		
Set 1	0		
	0		

t=2	s=1	b=1
XX	X	X

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

0	[00002],	miss
1	[00012],	hit
7	[01 <u>1</u> 1 ₂],	miss
8	[10002],	miss
0	[00002]	hit

	V	Tag	Block
Set 0	1	0 0	M[0-1]
	0		
Set 1	0		
	0		

t=2	s=1	b=1
XX	X	X

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

0	[00002],	miss
1	[00012],	hit
7	[01 <u>1</u> 1 ₂],	miss
8	[1000,],	miss
0	[00002]	hit

	V	Tag	Block
Set 0	1	0 0	M[0-1]
	0		
Set 1	1	0 1	M[6-7]
	0		

t=2	s=1	b=1
XX	X	X

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

0	$[00\underline{0}0_{2}],$	miss
1	[00012],	hit
7	[01 <u>1</u> 1 ₂],	miss
8	[1000,],	miss
0	[00002]	hit

	V	Tag	Block
Set 0	1	0 0	M[0-1]
	1	10	M[8-9]
Set 1	1	0 1	M[6-7]
	0		

What about writes?

- Multiple copies of data exist:
 - L1, L2, L3, Main Memory, Disk
- What to do on a write-hit?
 - Write-through (write immediately to memory)
 - Write-back (defer write to memory until replacement of line)
 - Need a dirty bit (line different from memory or not)
- What to do on a write-miss?
 - Write-allocate (load into cache, update line in cache)
 - Good if more writes to the location follow
 - No-write-allocate (writes straight to memory, does not load into cache)
- Typical
 - Write-through + No-write-allocate
 - Write-back + Write-allocate

Cache Performance Metrics

Miss Rate

- Fraction of memory references not found in cache (misses / accesses)
 = 1 hit rate
- Typical numbers (in percentages):
 - 3-10% for L1
 - can be quite small (e.g., < 1%) for L2, depending on size, etc.

Hit Time

- Time to deliver a line in the cache to the processor
 - includes time to determine whether the line is in the cache
- Typical numbers:
 - 4 clock cycle for L1
 - 10 clock cycles for L2

Miss Penalty

- Additional time required because of a miss
 - typically 50-200 cycles for main memory (Trend: increasing!)

Let's think about those numbers

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Would you believe 99% hits is twice as good as 97%?
 - Consider: cache hit time of 1 cycle miss penalty of 100 cycles
 - Average access time:

```
97% hits: 1 cycle + 0.03 * 100 cycles = 4 cycles
```

99% hits: 1 cycle + 0.01 * 100 cycles = 2 cycles

This is why "miss rate" is used instead of "hit rate"



Module 3 (Part 2) Summary

- Describe cache organization
 - Sets
 - Lines
 - Blocks
- Describe cache associativity
- Describe hits, misses, evictions
- Simulate cache operation