
PE
Command processor
error
Tensor unit
Operand buffer
MAC array 16 × 16
Output banks
Loader
Row scan
Block formation
Row scan
Block formation
outlet 0
outlet 1
Fast lane
Vector unit
Ingress check
Ingress check
reject
error
Vector core 0
Vector core 1
Ibex CPU
L1
L1D 8 KiB
L1I 4 KiB
DMA
64 B/cycle
NoC endpoint
L2 arbiter
L2 128 KiB