



CEVA-XM4™

RTL V1.1.1.F
Database Reference
Guide

Rev. 1.1.1.F

November 2015

Documentation Control

History Table

| Version | Date | Description | Remarks |
|----------|------------|---|---------|
| V1.0.0.A | 22/2/2015 | First CEVA-XM4 Version | |
| V1.0.0.F | 12/4/2015 | Updated RTL version | |
| V1.1.0.F | 12/6/2015 | Added reference chapter and made updates for V1.1.0.F | |
| | 19/11/2015 | Fixed Figure 5-1 | |
| V1.1.1.F | 18/1/2016 | Updated RTL version | |

Disclaimer and Proprietary Information Notice

The information contained in this document is subject to change without notice and does not represent a commitment on any part of CEVA®, Inc. CEVA®, Inc. and its subsidiaries make no warranty of any kind with regard to this material, including, but not limited to implied warranties of merchantability and fitness for a particular purpose whether arising out of law, custom, conduct or otherwise.

While the information contained herein is assumed to be accurate, CEVA®, Inc. assumes no responsibility for any errors or omissions contained herein, and assumes no liability for special, direct, indirect or consequential damage, losses, costs, charges, claims, demands, fees or expenses, of any nature or kind, which are incurred in connection with the furnishing, performance or use of this material.

This document contains proprietary information, which is protected by U.S. and international copyright laws. All rights reserved. No part of this document may be reproduced, photocopied, or translated into another language without the prior written consent of CEVA®, Inc.

CEVA®, CEVA-XC™, CEVA-XC5™, CEVA-XC8™, CEVA-XC321™, CEVA-XC323™, CEVA-Xtend™, CEVA-XC4000™, CEVA-XC4100™, CEVA-XC4200™, CEVA-XC4210™, CEVA-XC4400™, CEVA-XC4410™, CEVA-XC4500™, CEVA-XC4600™, CEVA-TeakLite™, CEVA-TeakLite-II™, CEVA-TeakLite-III™, CEVA-TL3210™, CEVA-TL3211™, CEVA-TeakLite-4™, CEVA-TL410™, CEVA-TL411™, CEVA-TL420™, CEVA-TL421™, CEVA-Quark™, CEVA-Teak™, CEVA-X™, CEVA-X1620™, CEVA-X1622™, CEVA-X1641™, CEVA-X1643™, Xpert-TeakLite-II™, Xpert-Teak™, CEVA-XS1100A™, CEVA-XS1200™, CEVA-XS1200A™, CEVA-TLS100™, MobileMedia™, CEVA-MM1000™, CEVA-MM2000™, CEVA-SP™, CEVA-VP™, CEVA-MM3000™, CEVA-MM3100™, CEVA-MM3101™, CEVA-XM™, CEVA-XM4™, CEVA-X2™ CEVA-Audio™, CEVA-HD-Audio™, CEVA-VoP™, CEVA-Bluetooth™, CEVA-SATA™, CEVA-SAS™, CEVA-Toolbox™, SmartNcode™ are trademarks of CEVA, Inc.

All other product names are trademarks or registered trademarks of their respective owners.

Support

CEVA® makes great efforts to provide a user-friendly software and hardware development environment. Along with this, CEVA provides comprehensive documentation, enabling users to learn and develop applications on their own. Due to the complexities involved in the development of DSP applications that might be beyond the scope of the documentation, an online Technical Support Service has been established. This service includes useful tips and provides fast and efficient help, assisting users to quickly resolve development problems.

How to Get Technical Support:

- **FAQs:** Visit our website <http://www.ceva-dsp.com> or your company's protected page on the CEVA website for the latest answers to frequently asked questions.
- **Application Notes:** Visit our website <http://www.ceva-dsp.com> or your company's protected page on the CEVA website for the latest application notes.
- **Email:** Use the CEVA central support email address ceva-support@ceva-dsp.com. Your email will be forwarded automatically to the relevant support engineers and tools developers who will provide you with the most professional support to help you resolve any problem.
- **License Keys:** Refer any license key requests or problems to sdtkeys@ceva-dsp.com. For SDT license keys installation information, see the *SDT Installation and Licensing Scheme Guide*.

Email: ceva-support@ceva-dsp.com

Visit us at: www.ceva-dsp.com

List of Sales and Support Centers

| Israel | USA | Ireland | Sweden |
|---|---|--|--|
| 2 Maskit Street P.O. Box 2068 Herzeliya 46120 Israel Tel: +972 9 961 3700 Fax: +972 9 961 3800 | 1174 Castro Street Suite 210 Mountain View, CA 94040 USA Tel: +1-650-417-7923 Fax: +1-650-417-7924 | Segrave House 19/20 Earlsfort Terrace 3 rd Floor Dublin 2 Ireland Tel: +353 1 237 3900 Fax: +353 1 237 3923 | Klarabergsviadukten 70 Box 70396 107 24 Stockholm Sweden Tel: +46(0)8 506 362 24 Fax: +46(0)8 506 362 20 |
| China (Shanghai) | China (Beijing) | China (Shenzhen) | Hong Kong |
| Unit 1203, Building E Chamtime Plaza Office Lane 2889, Jinke Road Pudong New District Shanghai, 201203 China Tel: +86-21-20577000 Fax: +86-21-20577111 | Rm 503, Tower C Raycom InfoTech Park No.2, Kexueyuan South Road Haidian District Beijing 100190 China Tel: +86-10 5982 2285 Fax: +86-10 5982 2284 | 2702-09 Block C Tiley Central Plaza II Wenxin 4th Road Nanshan District Shenzhen 518054 China Tel: +86-755-86595012 | Level 43, AIA Tower 183 Electric Road North Point Hong Kong Tel: +852-39751264 |
| South Korea | Taiwan | Japan | France |
| #478, Hyundai Arion 147, Gungok-Dong Bundang-Gu Sungnam-Si Kyunggi-Do, 463-853 South Korea Tel: +82-31-704-4471 Fax: +82-31-704-4479 | Room 621 No.1, Industry E, 2nd Rd Hsinchu, Science Park Hsinchu 300 Taiwan R.O.C Tel: +886 3 5798750 Fax: +886 3 5798750 | 3014 Shinoharacho Kasho Bldg. 4/F Kohoku-ku Yokohama Kanagawa 222-0026 Japan Tel: +81 045-430-3901 Fax: +81 045-430-3904 | RivieraWaves S.A.S 400, avenue Roumanille Les Bureaux Green Side 5, Bât 6 06410 Biot - Sophia Antipolis France Tel: +33 4 83 76 06 00 Fax: +33 4 83 76 06 01 |

Table of Contents

| | |
|--|-----------|
| 1. INTRODUCTION | 1 |
| 1.1 Scope | 1 |
| 1.2 Audience | 1 |
| 1.3 Related Documents | 1 |
| 2. DATABASE STRUCTURE | 3 |
| 3. BACKEND ENVIRONMENT STRUCTURE | 5 |
| 4. VERILOG DESIGN STRUCTURE..... | 7 |
| 5. SCRIPTS DIRECTORY STRUCTURE | 11 |
| 6. SIMULATION ENVIRONMENT STRUCTURE | 12 |
| 7. REFERENCE DIRECTORY STRUCTURE | 15 |
| 8. GLOSSARY..... | 17 |

List of Figures

| | |
|---|----|
| Figure 2-1: CEVA-XM4 Database Structure | 3 |
| Figure 3-1: backend/ Directory Structure | 5 |
| Figure 4-1: CEVA-XM4 design/ Directory Structure | 7 |
| Figure 5-1: CEVA-XM4 scripts/ Directory Structure | 11 |
| Figure 6-1: CEVA-XM4 simulation/ Directory Structure..... | 12 |
| Figure 7-1: CEVA-XM4 reference/ Directory Structure..... | 15 |

List of Tables

| | |
|--|----|
| Table 2-1: CEVA-XM4 Database Structure | 4 |
| Table 3-1: CEVA-XM4 Top-Level backend/ Directories..... | 6 |
| Table 3-2: CEVA-XM4 Synopsys Tool Directories | 6 |
| Table 4-1: CEVA-XM4 design/ Directories..... | 8 |
| Table 4-2: CEVA-XM4 design/core/ Directories..... | 8 |
| Table 5-1: CEVA-XM4 scripts/ Directories..... | 11 |
| Table 6-1: CEVA-XM4 simulation/ Directories..... | 13 |
| Table 6-2: CEVA-XM4 simulation/asm/verilog Directories | 13 |
| Table 7-1: CEVA-XM4 reference/ Directories..... | 16 |
| Table 8-1: Acronyms | 17 |

1. Introduction

1.1 Scope

This document describes the structure and contents of the CEVA-XM4™ DSP Core delivery database.

CEVA-XM4 is a complex IP that contains thousands of files and hundreds of directories. The main purpose of this document is to provide easy access for CEVA IP database users and to become familiar with this database.

Important: *The ETM/RTT module referred to in this document is an add-on feature with separate licensing.*

Note: *The Wrapper is SIP, but the ETMR4 is licensed separately from ARM. In addition, the ETMR4 can be configured as either internal or external to the CEVA-XM4™ top module.*

1.2 Audience

This document is intended for ASIC designers who are implementing and embedding the CEVA-XM4 into their design.

1.3 Related Documents

The following documents are related to the information in this document:

1. *CEVA-XM4 Backend Reference Flow Guide*
2. *CEVA-XM4 Simulation Reference Guide*
3. *CEVA-XM4 Integration Reference Guide*
4. *CEVA-XM4 Power Modes Reference Guide*
5. *CEVA-XM4 Real-Time Trace Architecture Specification*
6. *CEVA-XM4 Release Notes*

Note: *All of these documents are delivered separately, and are not contained in the release package.*

2. Database Structure

Figure 2-1 shows the main directory structure of the CEVA-XM4 database.




Figure 2-1: CEVA-XM4 Database Structure

Table 2-1 describes the database structure.

Table 2-1: CEVA-XM4 Database Structure

| Name | Description |
|--|---|
| CEVA-XM4_V1.1.1.F | The database root directory. Contains the following subdirectories: <ul style="list-style-type: none"> ● backend: CEVA-XM4 backend directory ● design: CEVA-XM4 RTL ● scripts: Verification- and simulation-related scripts ● simulation: CEVA-XM4 RTL simulation environment |
| Documents | Contains the release documentation |
| cevaXM4_V1.1.1.F_reference_files.tgz | Contains the CEVA-XM4 reference reports and EDA tool-related files |
| <ul style="list-style-type: none"> ● cevaXM4_V1.1.1.F_passphrase ● cevaXM4_V1.1.1.F_rtt_passphrase | Passphrase files for the CEVA-XM4 and Real-Time-Trace |

A full description of the database is presented in the following sections.

3. Backend Environment Structure

The backend directories contain the CEVA-XM4 full RTL-to-GDSII environment. For a description of this backend environment (that is, the scripts, reports, and other files), see the *CEVA-XM4 Backend Reference Flow* document.

Figure 3-1 shows the backend directory structure.




Figure 3-1: backend/ Directory Structure

Table 3-1 describes the top-level **backend/** directories.

Table 3-1: CEVA-XM4 Top-Level backend/ Directories

| Directory Name | Description |
|--------------------|--|
| common | Root directory for common scripts and common data, for example, SDC constraints and Verilog files. Contains the following subdirectories: <ul style="list-style-type: none"> • process: Process-dependent scripts and Verilog files • sdc: Constraints scripts • scripts: Common scripts that should be sourced by all tools |
| synthesis | Root directory for synthesis runs. See Table 3-2 for the subdirectories. |
| equivalence | Root directory for equivalence check runs. See Table 3-2 for the subdirectories. |
| pnr | Root directory for place/CTS/route runs. See Table 3-2 for the subdirectories. |
| extraction | Parasitic extraction. See Table 3-2 for the subdirectories. |
| sta | Root directory for STA runs. See Table 3-2 for the subdirectories. |
| atpg | Root directory for ATPG runs. See Table 3-2 for the subdirectories. |
| | |

Table 3-2: CEVA-XM4 Synopsys Tool Directories

| Directory Name | Description |
|------------------------------|---|
| synthesis/dc | Root directory for the CEVA-XM4 design compiler synthesis directories |
| equivalence/formality | Root directory for the Formality tool for checking functional equivalence |
| pnr/icc | Root directory for the CEVA-XM4 IC Compiler (place and route) |
| extraction/star | Root directory for the CEVA-XM4 StarRCXT directories |
| sta/pt | Root directory for the CEVA-XM4 PrimeTime directories |
| atpg/tetramax | Root directory for the CEVA-XM4 TetraMax directories |

4. Verilog Design Structure

Figure 4-1 shows the CEVA-XM4 Verilog RTL directory structure.




Figure 4-1: CEVA-XM4 design/ Directory Structure

Notes: * Only if the RTT is installed (an add-on module separately licensed).

** Only if the PROFILER (Enhanced OCEM) configuration is installed.

***Only if the DMA Manager Configuration is installed.

Table 4-1 describes the CEVA-XM4 Verilog release **design/** directories.

Table 4-1: CEVA-XM4 design/ Directories

| Directory Name | Description |
|------------------------|---|
| design/CEVA-XM4 | The source code directory |
| top | CEVA-XM4 top Verilog source code. Contains the following subdirectories: <ul style="list-style-type: none"> ● psu: The PSU Verilog source code ● general: General submodules that are used as building blocks in various modules ● ocem: The OCEM Verilog source code ● wrapper: The RTT Wrapper Verilog source code ● profiler: The PROFILER Verilog source code |
| dman | Top directory for DMA Manager Verilog source code |
| mss | Top directory for MSS Verilog source code. Contains the following subdirectories: <ul style="list-style-type: none"> ● dmss: The DMSS Verilog source code ● pmss: The PMSS Verilog source code |
| IPXACT | CEVA-XM4 design data in IPXACT format |
| core | Top directory for Core Verilog source code. See Table 4-2 for the subdirectories. |
| vc_files | VC files of all Verilog modules for all configurations |

Table 4-2: CEVA-XM4 design/core/ Directories

| Directory Name | Description |
|-----------------|--|
| top | The CEVA-XM4_core top-level module |
| daau | The Data Address generation Verilog source code. Contains the following subdirectories: <ul style="list-style-type: none"> ● mswb: The Memory Switch Box Verilog source code ● scalar: The Scalar Processing Unit Verilog source code ● darf: The ARF register Verilog source code ● ls: The Load/Store Verilog source code, which has the following subdirectory: <ul style="list-style-type: none"> ○ daau_decoders: The decoder Verilog source code. |
| dispatch | The dispatcher Verilog source code |

| Directory Name | Description |
|------------------|--|
| fp | The Floating-Point Unit Verilog source code |
| sequencer | The sequencer Verilog source code |
| vpu | <p>The VPU Verilog source code. Contains the following subdirectories:</p> <ul style="list-style-type: none">● vrf: The VRF Verilog source code● alu: The Arithmetic Logic Unit Verilog source code● decoder: The VPU decoder Verilog source code● general: General submodules that are used in the VPU |

5. Scripts Directory Structure

Figure 5-1 shows the `<install_dir>/CEVA-XM4_V1.1.1.F/scripts` directory, which contains the Cshell and Perl scripts used for verification and simulation. For more details about the simulation environment (that is, simulation scripts, tests, and other files that are used in the verification environment), see the *CEVA-XM4 Simulation Reference Guide* document.




Figure 5-1: CEVA-XM4 scripts/ Directory Structure

Table 5-1 describes the CEVA-XM4 release **scripts/** directories.

Table 5-1: CEVA-XM4 scripts/ Directories

| Directory Name | Description |
|----------------|---|
| conf | The CEVA-XM4 script configuration |
| bin_tools | The CEVA-XM4 Software Development Tools (SDT) |

6. Simulation Environment Structure

Figure 6-1 shows the CEVA-XM4 simulation directory, which is used for the simulation environment. The simulation environment includes some Verilog modules that are not part of the CEVA-XM4 IP and are used for simulation purposes only.

The release contains a comprehensive verification and simulation environment for the CEVA-XM4 RTL. The environment is based on an assembly self-check test suite, which is executed using the `ceva_sim` script.

For a description of the CEVA-XM4 verification environment (that is, simulation scripts, tests, and other files that are used in the verification environment), see the *CEVA-XM4 Simulation Reference Guide* document.




Figure 6-1: CEVA-XM4 simulation/ Directory Structure

Table 6-1 describes the CEVA-XM4 release **simulation/** directories.

Table 6-1: CEVA-XM4 simulation/ Directories

| Directory Name | Description |
|-------------------|--|
| simulation | The simulation-related source code root directory |
| asm | The ASM-based simulation environment and tests directory |
| include | The parameters file and assembly macros |
| tests | The tests directory. Contains the following subdirectories: <ul style="list-style-type: none"> ● release: Assembly tests that are part of the release package ● regression: IPXACT tests (installed only if python is supported) |
| tlists | The test list file(s) |
| work | The simulation execution directory |
| cpf | The CPF power file |
| upf | The UPF power file |
| verilog | The simulation environment Verilog files directory. See Table 6-2 for the subdirectories. |
| init_mem | The internal and external data memory initialization files |

Table 6-2: CEVA-XM4 simulation/asm/verilog Directories

| Directory Name | Description |
|------------------|--|
| analyzers | The analyzers (checkers) |
| clk_gen | The CEVA-XM4 clock generation unit |
| hosts | The APB, AXI, EHW, and OCEM Host files. Contains the following subdirectories: <ul style="list-style-type: none"> ● apb3: The APB3 Host files ● axi: The AXI Host files ● ocem: The OCEM Host files ● ehwvu: The CEVA-Xtend hardware Host for VPU unit ● ehwu: The CEVA-Xtend hardware Host for SCLAR unit |
| mem | The behavioral memory files |
| top | All top-level Verilog source code used for simulation |

7. Reference Directory Structure

Figure 7-1 shows the CEVA-XM4 **reference/** directory, which is delivered separately from the RTL package. It contains various EDA tool-related setup, log, and report files.




Figure 7-1: CEVA-XM4 reference/ Directory Structure

Table 7-1 describes the CEVA-XM4 release **reference/** directories.

Table 7-1: CEVA-XM4 reference/ Directories

| Directory Name | Description |
|-------------------|---|
| backend | Contains the synopsys subdirectory, which has the supporting logs, reports and floorplan files |
| simulation | The code coverage and waveform viewer files. Contains the following subdirectories: <ul style="list-style-type: none">● cod_cov: Cadence IMC Code Coverage top-level toggle coverage report and the exclude file● sv: Cadence SimVision command script |
| spyglass | The Atrenta Spyglass files. Contains the following subdirectories: <ul style="list-style-type: none">● reports: LINT and CDC reports● waivers: LINT and CDC waivers |

8. Glossary

Table 8-1 defines the acronyms used in this document.

Table 8-1: Acronyms

| Term | Definition |
|------|-------------------------------|
| ARF | Address Register File |
| CDC | Clock Domain Cross |
| CPF | Common Power Format |
| DMA | Direct Memory Access |
| DMSS | Data Memory Sub System |
| DSP | Digital Signal Processor |
| EDA | Electronic Design Automation |
| EHW | Extend Hardware |
| ETM | Embedded Trace Macrocell |
| MSS | Memory Sub System |
| OCEM | On-Chip Emulation Module |
| PMSS | Program Memory Sub-System |
| PSU | Power Scaling Unit |
| RTT | Real-Time Trace |
| SDT | Software Development Tools |
| SIP | Silicon Intellectual Property |
| UPF | Unified Power Format |
| VPU | Vector Processing Unit |
| VRF | Vector Register File |