

CEVA-XM4™

RTL V1.1.1.F Release Notes

Rev. 1.1.1.F January 2016



Documentation Control

History Table

Version	Date	Description	Remarks
V1.0.0.A	24/2/2015	Initial release	
V1.0.0.F	12/4/2015	Updated delta from previous release	
V1.1.0.F	12/8/2015	Updated supported tools, documents, delta from previous release and package installation	
V1.1.1.F	18/1/2016	Updated Delta + version	



Disclaimer and Proprietary Information Notice

The information contained in this document is subject to change without notice and does not represent a commitment on any part of CEVA®, Inc. CEVA®, Inc. and its subsidiaries make no warranty of any kind with regard to this material, including, but not limited to implied warranties of merchantability and fitness for a particular purpose whether arising out of law, custom, conduct or otherwise.

While the information contained herein is assumed to be accurate, CEVA®, Inc. assumes no responsibility for any errors or omissions contained herein, and assumes no liability for special, direct, indirect or consequential damage, losses, costs, charges, claims, demands, fees or expenses, of any nature or kind, which are incurred in connection with the furnishing, performance or use of this material.

This document contains proprietary information, which is protected by U.S. and international copyright laws. All rights reserved. No part of this document may be reproduced, photocopied, or translated into another language without the prior written consent of CEVA®, Inc.

CEVA®, CEVA-XCTM, CEVA-XC5TM, CEVA-XC8TM, CEVA-XC321TM, CEVA-XC323TM, CEVA-XtendTM, CEVA-XC4000TM, CEVA-XC4100TM, CEVA-XC4200TM. CEVA-XC4210 $^{\text{TM}}$, CEVA-XC4400 $^{\text{TM}}$, XC4410TM, CEVA-XC4500TM, CEVA-XC4600TM, CEVA-TeakLiteTM, CEVA-TeakLite-IIITM, CEVA-TeakLite-IIITM, CEVA-TL3210TM, CEVA-TL3211TM, CEVA-TeakLite-4TM, CEVA-TL410TM, CEVA-TL411TM, CEVA-TL420TM, CEVA-TL421TM, CEVA-QuarkTM, CEVA-TeakTM, CEVA-XTM, CEVA-X1620TM, CEVA-X1622TM, CEVA-X1641TM, CEVA-X1643TM, Xpert-TeakLite-IITM, Xpert-TeakTM, CEVA-XS1100ATM, CEVA-XS1200TM, CEVA-XS1200ATM, CEVA-TLS100TM, Mobile-Media[™], CEVA-MM1000[™], CEVA-MM2000[™], CEVA-SP[™], CEVA-VPTM, CEVA-MM3000TM, CEVA-MM3100TM, CEVA-MM3101TM, CEVA-XMTM, CEVA-XM4TM, CEVA-X2TM, CEVA-AudioTM, CEVA-HD-AudioTM, CEVA-VoPTM, CEVA-BluetoothTM, CEVA-SATATM, CEVA-SASTM, CEVA-ToolboxTM, SmartNcodeTM are trademarks of CEVA, Inc.

All other product names are trademarks or registered trademarks of their respective owners.



Support

CEVA® makes great efforts to provide a user-friendly software and hardware development environment. Along with this, CEVA provides comprehensive documentation, enabling users to learn and develop applications on their own. Due to the complexities involved in the development of DSP applications that might be beyond the scope of the documentation, an online Technical Support Service has been established. This service includes useful tips and provides fast and efficient help, assisting users to quickly resolve development problems.

How to Get Technical Support:

- **FAQs**: Visit our website http://www.ceva-dsp.com or your company's protected page on the CEVA website for the latest answers to frequently asked questions.
- **Application Notes**: Visit our website http://www.ceva-dsp.com or your company's protected page on the CEVA website for the latest application notes.
- **Email**: Use the CEVA central support email address <u>cevasupport@ceva-dsp.com</u>. Your email will be forwarded automatically to the relevant support engineers and tools developers who will provide you with the most professional support to help you resolve any problem.
- **License Keys**: Refer any license key requests or problems to sdtkeys@ceva-dsp.com. For SDT license keys installation information, see the SDT Installation and Licensing Scheme Guide.

Email: ceva-support@ceva-dsp.com

Visit us at: www.ceva-dsp.com



List of Sales and Support Centers

Israel	USA	Ireland	Sweden
2 Maskit Street P.O. Box 2068	1174 Castro Street Suite 210	Segrave House 19/20 Earlsfort Terrace	Klarabergsviadukten 70 Box 70396 107 24
Herzelia 46120 Israel	Mountain View, CA 94040 USA	3 rd Floor Dublin 2 Ireland	Stockholm Sweden
Tel : +972 9 961 3700 Fax : +972 9 961 3800	Tel : +1-650-417-7923 Fax : +1-650-417-7924	Tel : +353 1 237 3900 Fax : +353 1 237 3923	Tel : +46(0)8 506 362 24 Fax : +46(0)8 506 362 20
China (Shanghai)	China (Beijing)	China (Shenzhen)	Hong Kong
Unit 1203, Building E Chamtime Plaza Office Lane 2889, Jinke Road Pudong New District Shanghai, 201203 China Tel: +86-21-20577000 Fax: +86-21-20577111	Rm 503, Tower C Raycom InfoTech Park No.2, Kexueyuan South Road Haidian District Beijing 100190 China Tel: +86-10 5982 2285 Fax: +86-10 5982 2284	2702-09 Block C Tiley Central Plaza II Wenxin 4th Road Nanshan District Shenzhen 518054 China Tel: +86-755-86595012	Level 43, AIA Tower 183 Electric Road North Point Hong Kong Tel: +852-39751264
South Korea	Taiwan	Japan	France
#478, Hyundai Arion 147, Gumgok-Dong Bundang-Gu Sungnam-Si Kyunggi-Do, 463-853 South Korea	Room 621 No.1, Industry E, 2nd Rd Hsinchu, Science Park Hsinchu 300 Taiwan R.O.C	3014 Shinoharacho Kasho Bldg. 4/F Kohoku-ku Yokohama Kanagawa 222-0026 Japan	RivieraWaves S.A.S 400, avenue Roumanille Les Bureaux Green Side 5, Bât 6 06410 Biot - Sophia Antipolis France
Tel : +82-31-704-4471 Fax :+82-31-704-4479	Tel: +886 3 5798750 Fax: +886 3 5798750	Tel : +81 045-430-3901 Fax : +81 045-430-3904	Tel : +33 4 83 76 06 00 Fax : +33 4 83 76 06 01



Table of Contents

1.	INTRODUCTION	7
2.	OVERVIEW	8
	2.1 CEVA-XM4 Modules	8
	2.2 Internal Program Memory	10
3.	DATABASE STRUCTURE	15
4.	SUPPORTED TOOLS	17
5.	DOCUMENTATION	19
6.	VALIDATION FOR SIGNOFF	19
7.	DELTA FROM PREVIOUS RELEASE	19
	7.1 Delta between RTL V1.1.0.F and RTL V1.1.1.F 7.1.1 PACKAGE CHANGES. 7.1.2 RTL CHANGES. 7.1.3 SIMULATION ENVIRONMENT CHANGES. 7.1.4 BACKEND FLOW CHANGES 7.1.5 DOCUMENTATION MODIFICATIONS 7.1.6 BUG FIXES	
8.	PACKAGE INSTALLATION	25
	8.1 Unpacking the Release	25
	8.2 Installing in Batch Mode	25



List of Figures

Figure 2-1: CEVA-XM4 Block Diagram	8
Figure 2-2: Internal TCM Memory Default Configuration	10
Figure 2-3: Internal Program Cache Set Memory Partition (One-Block Configuration)	12
Figure 2-4: Internal Program Cache TAG Memory Partition	13
Figure 2-5: Internal Data Memory Partition – Four-Block Configuration (without Memory	
Figure 3-1: CEVA-XM4 V1.1.1.F Database General Structure	15
List of Tables	
Table 2-1: CEVA-XM4 Modules	9
Table 2-2: Internal Program TCM Hardware Configurations	10
Table 2-3: Internal Program Cache Set Memory Hardware Configurations	11
Table 2-4: Internal Program Cache TAG Memory Hardware Configurations	13
Table 2-5: Internal Data TCM Hardware Configurations	14
Table 3-1: CEVA-XM4 V1.1.1.F Database Description	15
Table 4-1: Supported Tools	17
 Added divstep,rmodw,bank_conflict and compatibility tests to Table 7-16-2: Test Description. 	23
cevaxm4_boot_edap_reset_core was removed from 7-26-2: Test Description	23
Table 8-1: Design Configuration Switches	25



1. Introduction

The CEVA-XM4[™] is a reusable Silicon Intellectual Property (SIP), DSP core family with a Memory Subsystem (MSS). The SIP source code is the RTL Verilog code, which is fully synthesizable and technology-process independent. This means that it can be easily implemented in various technologies and reduce time-to-market for development.

This release is compatible with the CEVA-XM4 Architecture Specification V1.1.1.A.

This release contains:

- Verilog RTL source code of the CEVA-XM4
- Reference reports and logs
- Simulation environment
- Full backend (RTL-to-GDSII) flow
- Release documentation

Important: The ETM/RTT IP module referred to in the documentation is an add-on feature that is separately licensed.



2. Overview

2.1 CEVA-XM4 Modules

Figure 2-1 shows a block diagram of the CEVA-XM4 DSP.




Figure 2-1: CEVA-XM4 Block Diagram



Table 2-1 describes the modules in Figure 2-1.

Table 2-1: CEVA-XM4 Modules

Module Name	Description		
cevaxm4	The top-level RTL module.		
	Contains the cevaxm4_sys, the PSU module, the internal memories, and the On-Chip Emulation Module (OCEM).		
cevaxm4_pmem	The internal program memory, partitioned into two main blocks:		
	• block0, which has a configurable size (0KB/32 KB/64 KB/128 KB/256 KB).		
	• The internal program cache memory, which has a configurable size (32 KB/64 KB/128 KB).		
	When the ECC configuration is installed, each of these blocks has additional redundant memories.		
	For more details, see the CEVA-XM4 Integration Reference Guide.		
cevaxm4_dmem	The internal data memory.		
	The size and partition are configurable. The data memory size can be 128 KB/256 KB/512 KB, divided into four blocks. Each memory block is divided into 16 banks.		
	For more details, see the CEVA-XM4 Integration Reference Guide.		
cevaxm4_sys	The system top module.		
	Contains the core, DMSS, DMAN, PMSS, and PSU modules		
cevaxm4_core_top	The DSP core module		
Scalar Processing Unit (SPU)	Handles all scalar computations and bit-manipulation operations that are non-vector DSP operations.		
	The Scalar Floating Point configurations are supported:		
	• 1 (floating point unit exists only in SPU0)		
	• 4 (floating point units exist in SPU0, SPU1, SPU2, and SPU3).		
Vector Processing Unit	Handles all vector computations.		
(VPU)	The following Vector Floating Point configurations are supported:		
	• 0 (no vector floating points)		
	• 16 (eight floating points per VPU)		
	The following Non-Linear Function Support configurations are supported:		
	• 0 (no operations per unit)		
	• 32 (16 operations per VPU)		
cevaxm4_emulation	Contains the OCEM, Profiler, and RTT modules		
cevaxm4_ocem_top	OCEM top-level module		
Profiler	Profiler block (part of the OCEM enhanced configuration)		
Wrapper	Real-Time Trace (RTT) Wrapper (optional)		



Module Name	Description
ETM-R4	The ETMR4 is licensed separately from ARM. In addition, the ETM-R4 can be configured internally or externally to the CEVA-XM4 top module.
cevaxm4_psu	Power Scaling Unit (PSU)
cevaxm4_pmss	Program MSS
cevaxm4_dmss	Data MSS
cevaxm4_dman	DMA Manager logic

2.2 Internal Program Memory

Table 2-2: Internal Program TCM Hardware Configurations

Program TCM Bank	Size Option				
Depth	0 kB	32 kB	64 kB	128 kB	256 kB
One block	None	1K	2K	4K	8K




Figure 2-2: Internal TCM Memory Default Configuration

2.2.1 Internal Program Cache Memory

The internal program cache memory consists of Set memory and TAG memory.

2.2.1.1 Internal Program Cache Set Memory



The program cache Set memory consists of four identical blocks for **Way0**, **Way1**, **Way2**, and **Way3**. Each **WayX** block is divided into eight banks of 32 bits. Table 2-3 describes the configurations.

Table 2-3: Internal Program Cache Set Memory Hardware Configurations

Program Cache Set	Size Option			
Frogram Cache Set	32 kB	64 kB	128 kB	
Bank depth	0.25K	0.5K	1k	



Figure 2-3 shows the internal program cache Set memory partition in the one-block configuration.




Figure 2-3: Internal Program Cache Set Memory Partition (One-Block Configuration)



2.2.1.2 Internal Program Cache TAG Memory

The program cache TAG memory consists of four identical memory banks for **Way0**, **Way1**, **Way2**, and **Way3**. Table 2-4 describes the configurations.

Table 2-4: Internal Program Cache TAG Memory Hardware Configurations

Ducanam Casha Tag	Size Option			
Program Cache Tag	32 KB	64 KB	128 KB	
Bank width	21 bits	20 bits	19 bits	
Bank depth for 64-byte cache block size	128	256	512	

Figure 2-4 shows the internal program cache TAG memory partition.




Figure 2-4: Internal Program Cache TAG Memory Partition

The internal program memory is implemented using simulative modules. The IP integrator should replace these memories with its own memories.

Note: When using the ECC configuration, the internal program memory has additional parity memories for each of the blocks (TCM, cache, and TAG). For more details, see the CEVA-XM4 Integration Reference Guide.

2.2.2 Internal Data Memory



Table 2-5: Internal Data TCM Hardware Configurations

Doto TCM	Size Option			
Data TCM	128 KB	256 KB	512 KB	
Bank depth for 4 blocks	0.5K	1K	2K	

Figure 2-5 shows the internal data memory partition in the four-block configuration.




Figure 2-5: Internal Data Memory Partition – Four-Block Configuration (without Memory ECC)

The internal data memory is implemented using simulative modules. The IP integrator should replace these memories with its own memories.

Note: When using the ECC configuration, the internal data memory has additional parity memories for each of the blocks. For more details, see the CEVA-XM4 Integration Reference Guide.



3. Database Structure

Figure 3-1 shows a general description of the CEVA-XM4_V1.1.1.F database.




Figure 3-1: CEVA-XM4 V1.1.1.F Database General Structure

Table 3-1: CEVA-XM4 V1.1.1.F Database Description

Directory Name	Description
Documents	Release documentation; delivered separately, outside of the package
cevaXM4_V1.1.1.F	Database root directory
backend	Backend reference flow
design	CEVA-XM4 V1.1.1.F RTL
scripts	Simulation scripts
simulation	Simulation environment and assembly tests

The **cevaXM4_V1.1.1.F_reference_files.tgz** file contains CEVA-XM4 reference reports and EDA tool-related files. It is delivered separately.

For more details, see the CEVA-XM4 Database Reference Guide.



4. Supported Tools

Table 4-1 describes the tools that are supported in the simulation and synthesis environments.

Table 4-1: Supported Tools

Tool	Version	Vendor	Description
IES	14.20.001	Cadence	RTL Simulation
VCS	2014.03-2	Synopsys	RTL Simulation
ModelSim	10.2c	Mentor	RTL Simulation
Design Compiler	2015.06	Synopsys	Synthesis
Formality	2015.06	Synopsys	Equivalence checking
IC Compiler	2015.06	Synopsys	Floorplan, Place, CTS, Route
StarRCXT	2015.06	Synopsys	Parasitic Extraction
PrimeTime	2015.06	Synopsys	Static Timing Analysis
TetraMax	2015.06	Synopsys	Test – ATPG+DRC



5. Documentation

The CEVA-XM4 V1.1.1.F documentation is delivered separately from the released package, and contains the following:

- CEVA-XM4 Backend Flow Reference Guide
- CEVA-XM4 Database Reference Guide
- CEVA-XM4 Integration Reference Guide
- CEVA-XM4 Power Modes Reference Guide
- CEVA-XM4 Simulation Reference Guide
- CEVA-XM4 Real-Time Trace Specification

6. Validation for Signoff

To guarantee correct functionality, the IP integrator must ensure that the following signoff stages pass when implementing the CEVA-XM4:

- The entire test suite passes the RTL-level simulation.
- Equivalence checking of the RTL against pre/post-layout netlists succeeded.
- Static Timing Analysis (STA) is clean, with no violation in any corners.
- The entire test suite passes the Gate-level simulation with timing (Dynamic Timing Analysis /SDF).
- The LVS DRC is clean.

For more details about the simulation and verification environment of the CEVA-XM4, see *CEVA-XM4 Simulation Reference Guide*.

7. Delta from Previous Release

7.1 Delta between RTL V1.1.0.F and RTL V1.1.1.F

7.1.1 Package Changes

- The following hardware configuration options have been enabled in the installer:
 - CEVA-MM3101 compatibility

For more details about the configuration options, see Table 8-1.



7.1.2 RTL Changes

The following RTL modifications were made:

- Updated version number:
 - o cevaxm4_gendef.v
- Memory sub-system modifications:
 - o Modified files:
 - o Added read-modify-write support
 - cevaxm4_dmss.v
 - cevaxm4_sys.v
 - o Fix for bug 001 (DDMA debug mode bug)
 - cevaxm4_ddma_tcm_rd.v
 - cevaxm4_ddma.v
 - cevaxm4_ddma_ext_rd.v
 - cevaxm4_ddma_tcm_wr.v
 - cevaxm4_ddma_edp_port.v
 - cevaxm4_ddma_axim_port.v
 - cevaxm4_ddma_ext_wr.v
 - Added new VP_LDST_BNK_CF GVI
 - cevaxm4_ddma_dbg.v
 - cevaxm4_pmem.v
 - cevaxm4_pmem_28hpm_arm_hs.v
 - cevaxm4_gendef.v
 - cevaxm4 dmem.v
 - cevaxm4.v
 - cevaxm4_pmem_28hpm_arm_hd.v
 - cevaxm4_dmem_28hpm_arm_hs.v
 - release_param_file.v
 - cevaxm4_gen_param.v
 - cevaxm4_dmem_28hpm_arm_hd.v

• Core modifications:

- o Modified files:
 - o Support divstep new feature
 - cevaxm4_daau_top.v
 - cevaxm4_daau_prg_cond.v
 - cevaxm4_daau_src2.v
 - cevaxm4_darf.v
 - cevaxm4_dscalar.v
 - cevaxm4 dsc source.v
 - cevaxm4_dsc_flags.v
 - cevaxm4_spu.v
 - cevaxm4_dsc_asu.v



- cevaxm4_dsc_pou.v
- cevaxm4_dsc_decode.v
- cevaxm4 dsc execute.v
- cevaxm4_dsc_shifts_top.v
- cevaxm4 dsc mov.v
- o Support bank access detection and rmodw new feature
 - cevaxm4_core_top.v
 - cevaxm4 dls.v
 - cevaxm4_daau_dmss_intr.v
 - cevaxm4_daau_dmss_parallel_intr.v
 - cevaxm4_parallel_pm.v
 - cevaxm4_parallel_agu_a2.v
 - cevaxm4_dls_a1_decoder.v
 - cevaxm4_dls_m_decoder.v
 - cevaxm4_dls_d2_decoder.v
 - cevaxm4_dls_main_decoder.v
 - cevaxm4 dmswb.v
- o fix fpextract operation
 - cevaxm4_fp_extract_combine.v
- Add retreg_tmp to pgrmA type
 - cevaxm4_pbranch.v
 - cevaxm4_pseq_glue.v
- Update brar/callr commands
 - cevaxm4_pdispatch_256_single.v
 - cevaxm4_palignment_256.v
 - cevaxm4_ppc_calc_256.v
 - cevaxm4_psequencer.v
 - cevaxm4_pfetch_mux.v
 - cevaxm4_pfetch.v
- o Support PSU debug commands
 - cevaxm4_pseq_decoder.v
- o Support imm/register use in various commands
 - cevaxm4_vpu.v
 - cevaxm4_vpu_dst_en_sel_gen.v
 - cevaxm4_vpu_src0_selectors_gen.v
 - cevaxm4_vpu_src0_select.v
- Support MM3K compatibility commands
 - cevaxm4_vpu_vl2d_dst_en_gen.v
 - cevaxm4_vpu_l2d_z0.v
 - cevaxm4_vpu_12d_z1.v
 - cevaxm4_vpu_12d_z2.v
 - cevaxm4_vpu_12d_z3.v
 - cevaxm4_vpu_s2d.v
 - cevaxm4_vpu_decoder_e1.v
 - cevaxm4_vpu_decoder.v
- Support MM3K commands write priority to VRF
 - cevaxm4_vpu_vrf_el.v

Emulation modifications:



- o Modified files:
 - New psu{debugon/debugoff} instruction
 - cevaxm4 emulation.v
 - cevaxm4_ocem_jtag.v
 - cevaxm4_ocem_top.v
 - cevaxm4_psu.v
 - cevaxm4_psu_core_tree_ls.v
- The following RTL files were added:
 - o Support divstep new feature
 - cevaxm4_dsc_div.v

7.1.3 Simulation Environment Changes

- The following simulation files were modified:
 - o Tests:
 - cevaxm4_axis0_iol.asm
 - cevaxm4_axis1_iol.asm
 - cevaxm4_axis2_iol.asm
 - cevaxm4_core_iol.asm
 - cevaxm4_dmss_iol.asm
 - cevaxm4_edap_iol.asm
 - cevaxm4_dvi_exception.asm
 - cevaxm4_psu_debug_off.asm
 - cevaxm4_psu_deepsleep.asm
 - cevaxm4_psu_shutdown_mem_on.asm
 - o Lists:
 - cevaxm4_psu_list
 - cevaxm4_release_with_simulative_switches
 - Includes
 - cevaxm4_param.asm
 - o Simulation top files
 - cevaxm4 sim cntrl.v
 - o Gate level simulation top definitions file:
 - cevaxm4_top_rtl_def
 - o Logger
 - cevaxm4_logger.v
- The following simulation files were added:
 - o Tests:
 - cevaxm4_bank_conflict_detection.asm
 - cevaxm4_divstep.asm
 - cevaxm4_dmss_rmodw.asm



- cevaxm4_mm3k_compatibility.asm
- The following simulation files were removed:
 - o Tests:
 - cevaxm4_boot_edap_reset_core.asm

7.1.4 Backend Flow Changes

- The backend flow scripts have been modified to improve performance, reporting, and readability.
- The timing constraints file has been updated to include constraints for the new interface signals, and to better constrain clock gater enable timing.

7.1.5 Documentation Modifications

- The following changes have been made to the *CEVA-XM4 Integration Reference Guide*:
 - Updated version
 - o Table 2-12-1CEVA-XM4 interface
 - Updated RTT configuration for RTT interface
 - Updated BIST configuration For BIST interface
 - Added comment about the default value of qman_semaphore_grant input
- The following changes have been made to the *CEVA-XM4 Simulation Reference Guide*:
 - Updated version
 - 4.2.2 UPF Power Simulation
 - Switch -run_with_real_mem was replaced with -real_mem
 - Usage of running with real memories was further clarified.
 - 5.4 ceva_sim Output files
 - Record output in simvision and VCS description.
 - 6.2.1 Tests That Cannot Run With Simulative Switches
 - AXI bus width updated in Table 6-16-1: Test Description
 - 6.2.2 Tests That Can Run With Simulative Switches
 - Added description for cevaxm4_pcach_interface.
 - Added divstep,rmodw,bank_conflict and compatibility tests to Table 7-16-2: Test Description
 - cevaxm4_boot_edap_reset_core was removed from 7-26-2:
 Test Description



- The following changes have been made to the *CEVA-XM4 Database Reference Guide*:
 - 3 Backend Environment structure
 - Removed Synopsys from Table 3-13-1
 - 6 Simulation Environment Structure
 - Removed vc_files from Table 6-2 CEVA-XM4 simulation/asm/Verilog directories.
- The following change has been made to the *CEVA-XM4 Backend Flow Reference Guide*:
 - Changing reset signals section.

7.1.6 Bug Fixes

The following bug was fixed:

• Bug #01 – DDMA during debug mode

For more information, refer to CEVA-XM4 Bug List document.



8. Package Installation

The following sections describe the installation of the CEVA-XM4 environment on the user's system.

The CEVA-XM4 release contains the zipped **cevaXM4_V1.1.1.F.tgz** file and requires the **cevaXM4_V1.1.1.F_passphrase** license file, which is obtainable from CEVA support (ceva-support@ceva-dsp.com).

8.1 Unpacking the Release

In the directory containing the zipped file, unpack the release by typing:

tar -zxvf cevaXM4_V1.1.1.F.tgz

8.2 Installing in Batch Mode

Do the following:

1. Change directories to the extracted directory by typing:

cd cevaXM4_V1.1.1.F_release

2. Run the installer in batch mode by typing::

```
./ceva_installer -passphrase_file
../cevaXM4_V1.1.1.F_passphrase -dw_root_dir <dw_path>
```

3. On the command line, type the relevant switches that define the design configuration, as described in Table 8-1.

For example:

```
./ceva_installer -passphrase_file ../ cevaXM4_V1.1.1.F
_passphrase -dw_root_dir <dw_path> -dtcm_size 128kb -
memory_ecc 32bit
```

Table 8-1: Design Configuration Switches

Switch Name	Description	Options	Default Value	Restrictions
passphrase_file	Sets the path to the passphrase file	-	-	Mandatory
dw_root_dir	Sets the path to the DesignWare root directory	-	-	Mandatory
amba_ecc	Sets the Bus ECC width configuration	0, 32bit	0	32-bit configuration is restricted when memory_ecc is 0.
memory_ecc	Sets the ECC width configuration	0, 32bit	0	-



Switch Name	Description	Options	Default Value	Restrictions
axi_masters_num	Sets the number of AXI Masters (including EDP)	1, 3	1	-
axi_slaves_num	Sets the number of AXI slaves	0, 1, 3	0	-
axim_width	Sets the AXI Master width configuration	128bit, 256bit	128bit	-
axis_width	Sets the AXI slave width configuration	128bit, 256bit	-	Mandatory when running with slaves
nff	Sets the Non-Functional Flip-Flop (NFF) configuration	-	Off	Add the switch to invoke
cevamm3101_compt		-	Off	Add the switch to invoke
design_name	Sets a valid name for the design. Note: The name must not contain any special characters or start with a number.	-	Conf1	-
dtcm_size	Sets the DMSS configuration	128kb, 256kb, 512kb	256kb	-
Help h	Prints the help menu	-	-	-
install_dir	Sets the path to the installation directory	-	Current directory	-
mem_power_gating	Uses memory with power gating	-	Off	Add the switch to invoke
nonlinear_units	Non Linear functions support	0, 32	0	-
pcache_size	I-Cache configuration	32kb, 64kb, 128kb	32kb	-
ptcm_size	Configures the I-TCM size	0, 32kb, 64kb, 128kb, 256kb	32kb	-
qman_num	QMAN configuration	0, 8	0	-
sflp	Includes three additional floating point units in the SPU (which allows four operations in the SPU)	1, 4	1	-
spu_xtend	Installs with SPU XTEND	-	Off	Add the switch to invoke



Switch Name	Description	Options	Default Value	Restrictions
vflp	Includes additional floating point units in the VPU (which allows 16 operations in the VPU)	0, 16	16	-
vpu_xtend	Installs with VPU XTEND	-	Off	Add the switch to invoke
real_time_trace	Includes RTT in the design	no_rtt, internal, external	no_rtt	If RTT is used, the user must add a path to the RTT passphrase file, ETM-R4, and CoreSight root directories.
etm_install_dir	Sets the path to the ETM-R4 root directory	-	-	Mandatory when running with real_time_trace
tpiu_lite_install_dir	Sets the path to the CoreSight root directory	-	-	Mandatory when running with real_time_trace

The installation process was verified in the following operating systems:

- Fedora
- CentOS
- Red Hat 5
- Red Hat 6

Your system must support the following libraries:

- Fedora:
 - o glibc.i686
 - o libXft
 - o libsgutilnogui.so
- CentOS:
 - o zlib.i686
 - libXft
 - O libstdc++.so.6
 - o libXext.so.6