

CEVA-XM4™

Architecture Specification Release Notes

Rev. 1.1.3.F
June 2016

i



Rev. 1.1.3.F June 2016

Documentation Control

History Table

Version	Date	Description	Remarks
1.1.1.A	19/1/2016	Official release	
1.1.1.F	22/2/2016	Official release, resynching version number	
1.1.2.F	29/3/2016	Official release, resynching version number	
1.1.3.F	7/6/2016	Official release, resynching version number	



Disclaimer and Proprietary Information Notice

The information contained in this document is subject to change without notice and does not represent a commitment on any part of CEVA®, Inc. CEVA®, Inc. and its subsidiaries make no warranty of any kind with regard to this material, including, but not limited to implied warranties of merchantability and fitness for a particular purpose whether arising out of law, custom, conduct or otherwise.

While the information contained herein is assumed to be accurate, CEVA®, Inc. assumes no responsibility for any errors or omissions contained herein, and assumes no liability for special, direct, indirect or consequential damage, losses, costs, charges, claims, demands, fees or expenses, of any nature or kind, which are incurred in connection with the furnishing, performance or use of this material.

This document contains proprietary information, which is protected by U.S. and international copyright laws. All rights reserved. No part of this document may be reproduced, photocopied, or translated into another language without the prior written consent of CEVA®, Inc.

CEVA®, CEVA-XCTM, CEVA-XC5TM, CEVA-XC321TM, XC323TM, CEVA-XC8TM, CEVA-XtendTM, CEVA-XC4000TM, CEVA-XC4100TM, CEVA-XC4200TM, CEVA-XC4210TM, CEVA-XC4400TM, CEVA-XC4410TM, CEVA- $XC4500^{TM}$, CEVA- $XC4600^{TM}$, TeakLiteTM. CEVA-TeakLite-IIITM, CEVA-TeakLite-IIITM, TL3210TM, CEVA-TL3211TM, CEVA-TeakLite-4TM, CEVA-TL410TM, CEVA-TL411TM, CEVA-TL420TM, CEVA-TL421TM, CEVA-OuarkTM, CEVA-TeakTM, CEVA-XTM, CEVA-X1620TM, CEVA-X1622TM, CEVA-X1641TM, CEVA-X1643TM, Xpert-TeakLite-IITM, Xpert-TeakTM, CEVA-XS1100ATM, CEVA-XS1200TM, CEVA-XS1200ATM, CEVA-TLS100TM, Mobile-MediaTM, CEVA-MM1000TM, CEVA-MM2000TM, CEVA-SPTM, CEVA-VPTM. CEVA-MM3000TM, CEVA-MM3100TM, MM3101TM, CEVA-XMTM, CEVA-XM4TM, CEVA-X2TM AudioTM, CEVA-HD-AudioTM, CEVA-VoPTM, CEVA-BluetoothTM, CEVA-SATATM, CEVA-SASTM, CEVA-ToolboxTM, SmartNcodeTM are trademarks of CEVA, Inc.

All other product names are trademarks or registered trademarks of their respective owners.





Support

Support

CEVA® makes great efforts to provide a user-friendly software and hardware development environment. Along with this, CEVA provides comprehensive documentation, enabling users to learn and develop applications on their own. Due to the complexities involved in the development of DSP applications that might be beyond the scope of the documentation, an online Technical Support Service has been established. This service includes useful tips and provides fast and efficient help, assisting users to quickly resolve development problems.

How to Get Technical Support:

- FAQs: Visit our website http://www.ceva-dsp.com or your company's protected page on the CEVA website for the latest answers to frequently asked questions.
- Application Notes: Visit our website http://www.ceva-dsp.com or your company's protected page on the CEVA website for the latest application notes.
- **Email**: Use the CEVA central support email address <u>cevasupport@ceva-dsp.com</u>. Your email will be forwarded automatically to the relevant support engineers and tools developers who will provide you with the most professional support to help you resolve any problem.
- **License Keys**: Refer any license key requests or problems to sdtkeys@ceva-dsp.com. For SDT license keys installation information, see the SDT Installation and Licensing Scheme Guide.

Email: ceva-support@ceva-dsp.com

Visit us at: www.ceva-dsp.com



List of Sales and Support Centers

Israel	USA	Ireland	Sweden
2 Maskit Street	1174 Castro Street	Segrave House	Klarabergsviadukten
P.O. Box 2068	Suite 210	19/20 Earlsfort Terrace	70 Box 70396 107 24
Herzelia 46120	Mountain View, CA	3 rd Floor	Stockholm
Israel	94040	Dublin 2	Sweden
	USA	Ireland	
Tel : +972 9 961 3700	Tel : +1-650-417-7923	Tel : +353 1 237 3900	Tel : +46(0)8 506 362 24
Fax : +972 9 961 3800	Fax: +1-650-417-7924	Fax : +353 1 237 3923	Fax : +46(0)8 506 362 20
China (Shanghai)	China (Beijing)	China (Shenzhen)	Hong Kong
Unit 1203, Building E	Rm 503, Tower C	Rm 709, Tower A	Level 43, AIA Tower
Chamtime Plaza Office	Raycom InfoTech Park	SCC Financial Centre	183 Electric Road
Lane 2889, Jinke Road	No. 2, Kexueyuan South	No. 88 First Haide	North Point
Pudong New District	Road	Avenue	Hong Kong
Shanghai, 201203	Haidian District	Nanshan District	
China	Beijing 100190	Shenzhen 518064	
	China	China	
Tel : +86-21-20577000	Tel : +86-10 5982 2285	Tel : +86-755-8435 6038	Tel : +852-39751264
Fax : +86-21-20577111	Fax: +86-10 5982 2284	Fax: +86-755-8435 6077	
South Korea	Taiwan	Japan	France
#478, Hyundai Arion	Room 621	1-6-5 Shibuya	RivieraWaves S.A.S
147, Gumgok-Dong	No. 1, Industry E, 2nd	SK Aoyama Bldg. 3F	400, avenue Roumanille
Bundang-Gu	Rd	Shibuya-ku, Tokyo	Les Bureaux Green Side
Sungnam-Si	Hsinchu, Science Park	150-0002	5, Bât 6
Kyunggi-Do, 463-853	Hsinchu 300	Japan	06410 Biot - Sophia Antipolis
South Korea	Taiwan R.O.C		France
Tel : +82-31-704-4471	Tel : +886 3 5798750	Tel : +81-3-5774-8250	Tel : +33 4 83 76 06 00
Fax:+82-31-704-4479	Fax : +886 3 5798750		Fax : +33 4 83 76 06 01









Table of Contents

1.	INTRODUCTION	7
	1.1 Scope	7
	1.2 Overview	7
	1.3 Related Documents	7
2.	MSS DIFFERENCES BETWEEN CEVA-XM4 V1.1.0.F AND V1.1.1.F	9
3.	CORE DIFFERENCES BETWEEN CEVA-XM4 V1.1.0.F AND V1.1.1.F	11
	3.1.1 MM3K COMPATIBILITY	11
	3.1.2 FLOATING POINT INSTRUCTIONS BUG FIX	11
	3.1.3 NEW INSTRUCTIONS	11
	3.1.4 RESTRICTION TABLE UPDATE	12
4.	CORE DIFFERENCES BETWEEN CEVA-XM4 V1.1.1.F AND V1.1.2.F	13
	4.1.1 MM3K COMPATIBILITY	13
5.	CORE DIFFERENCES BETWEEN CEVA-XM4 V1.1.2.F AND V1.1.3.F	14
	5 1 1 VHIST OPERATION DESCRIPTION RUG	1,

1. Introduction

1.1 Scope

This document describes the CEVA-XM4[™] DSP Core Architecture Specification 1.1.3.F release.

1.2 Overview

The CEVA-XM4 is high-performance computer-vision and imaging DSP architecture.

1.3 Related Documents

The CEVA-XM4 IP includes the DSP core specified by the core's architecture specification documents (volumes I and II) and the memory subsystem (MSS), as specified by the MSS architecture specification document.

This release includes DSP version 1.1.3.F and MSS version 1.1.3.F as listed below:

- 1. CEVA-XM4 Architecture Specification Volume I V1.1.3.F
- 2. CEVA- XM4 Architecture Specification Volume II V1.1.3.F
- 3. CEVA-XM4 MSS Architecture Specification V1.1.3.F
- 4. CEVA-XM4 Xtend Specification V1.1.3.F
- 5. CEVA-XM4 On-Chip Emulation Reference Guide V1.1.3.F
- 6. CEVA-XM4 TCE Integration Guide V1.1.3.F





MSS Differences between CEVA-XM4 V1.1.0.F and V1.1.1.F

The following are the differences in the Memory Subsystem (MSS) between the CEVA-XM4 V1.1.0.F and V1.1.1.F releases. All cross-references are to the CEVA-XM4 MSS Architecture Specification V1.1.1.F.

- Table 2-9 was corrected to refer to L1IC.
- Notes were added to Tables 3-30 and 5-81 to clarify the *DMA_SIZE*, *TILE_WIDTH*, and *TILE_HEIGHT* fields.
- The size of the *EXT_STRIDE* field was corrected to 16 bits.
- Section 5.5.4 was clarified to indicate that **QMAN_IDM_CROS** applies to both Direct and 2D transfers.
- The DBC bit (in the **PGR[0]** register) was moved to the **PSVM[2]** register. **PGR[0]** is now reserved.
- The new *VP_LDST_BNK_CF* field was added to Table 5-90 (the **DBG_GEN_2** register).

The corresponding mask and shadow fields were also added to Table 5-94 (the **DBG_GEN2_MASK** register) and Table 5-112 (the **SHW_DBG_GEN_2** register).



Core Differences between CEVA-XM4 V1.1.0.F and V1.1.1.F

The following are the differences in the core between the CEVA-XM4 V1.1.0.F and V1.1.1.F releases. All cross-references are to the *CEVA-XM4 Architecture Specification Vol. II V1.1.1.F*.

3.1.1 MM3K Compatibility

Full support for MM3K compatibility was added.

For more details, see the relevant instruction in the CEVA-XM4 Architecture Specification Vol. II V1.1.1.F.

3.1.2 Floating Point Instructions Bug Fix

- **fpextract**: Left shift when extracting mantissa and truncated the LSB
- **fpsub/vfpsub**: Fixed the sub of two identical numbers
- **fpmpy, fpadd, fpsub, vfpadd, vfpsub**: Removed OV indication in case of INF
- **vfpsqrt and vfpsqrti**: Fixed negative detection
- **vfpinv**: Checked if result is INF
- **vfpextract**: Fixed the case of odd to left shift by one

For more details, see the relevant instruction in the CEVA-XM4 Architecture Specification Vol. II V1.1.1.F.

3.1.3 New Instructions

To improve the performance of the CEVA-XM4 V1.1.1, the following new instructions were added:

- **rmodw**: Reads/modifies/writes atomic instructions
- vpst and vbcpst: Add unsigned saturation
- **movselect**: Adds an immediate data type to this instruction, and a debug option switch for the PSU
- **divstep**: Adds a new division instruction to the scalar
- brar and callar: Add static taken prediction

For more details, see the relevant instructions in the CEVA-XM4 Architecture Specification Vol. II V1.1.1.F.

DSP Division

Rev. 1.1.3.F June 2016



3.1.4 Restriction Table Update

To improve the performance of the CEVA-XM4 V1.1.1, a bypass was added to the core, and the restriction tables in Sections 6 and 7 of the *CEVA-XM4 Architecture Specification Vol. II V1.1.1.F* were updated.



4. Core Differences between CEVA-XM4 V1.1.1.F and V1.1.2.F

The following are the differences in the core between the CEVA-XM4 V1.1.1.F and V1.1.2.F releases. All cross-references are to the *CEVA-XM4 Architecture Specification Vol. II V1.1.2.F*.

4.1.1 MM3K Compatibility

Remark for MM3K compatibility was added to the relevant ISAs.

For more details, see the relevant instruction in the *CEVA-XM4 Architecture Specification Vol. II V1.1.2.F.*



5. Core Differences between CEVA-XM4 V1.1.2.F and V1.1.3.F

The following are the differences in the core between the CEVA-XM4 V1.1.2.F and V1.1.3.F releases. All cross-references are to the *CEVA-XM4 Architecture Specification Vol. II V1.1.3.F*.

5.1.1 vhist Operation Description Bug

For 32-bit increments with the *vhist* instruction, the operation's description was changed to 32-bit increments instead of 16 bits.

For more details, see the relevant instruction in the CEVA-XM4 Architecture Specification Vol. II V1.1.3.F.