

CEVA-XM4™

RTL V1.1.3.F Release Notes

Rev. 1.1.3.F
June 2016



Documentation Control

History Table

Version	Date	Description	Remarks
V1.0.0.A	24 February 2015	Initial release	
V1.0.0.F	12 April 2015	Updated delta from previous release	
V1.1.0.F	12 August 2015	Updated supported tools, documents, delta from previous release and package installation	
V1.1.1.F	18 January 2016	Updated delta + version	
V1.1.2.F	9 March 2016	Updated delta + version	
V1.1.3.F	8 June 2016	Updated delta + version	



Disclaimer and Proprietary Information Notice

The information contained in this document is subject to change without notice and does not represent a commitment on any part of CEVA®, Inc. CEVA®, Inc. and its subsidiaries make no warranty of any kind with regard to this material, including, but not limited to implied warranties of merchantability and fitness for a particular purpose whether arising out of law, custom, conduct or otherwise.

While the information contained herein is assumed to be accurate, CEVA®, Inc. assumes no responsibility for any errors or omissions contained herein, and assumes no liability for special, direct, indirect or consequential damage, losses, costs, charges, claims, demands, fees or expenses, of any nature or kind, which are incurred in connection with the furnishing, performance or use of this material.

This document contains proprietary information, which is protected by U.S. and international copyright laws. All rights reserved. No part of this document may be reproduced, photocopied, or translated into another language without the prior written consent of CEVA®, Inc.

CEVA®, CEVA-XCTM, CEVA-XC5TM, CEVA-XC8TM, CEVA-XC321TM, CEVA-XC323TM, CEVA-XtendTM, CEVA-XC4000TM, CEVA-XC4100TM, CEVA-XC4200TM. CEVA-XC4210 $^{\text{TM}}$, CEVA-XC4400 $^{\text{TM}}$, XC4410TM, CEVA-XC4500TM, CEVA-XC4600TM, CEVA-TeakLiteTM, CEVA-TeakLite-IIITM, CEVA-TeakLite-IIITM, CEVA-TL3210TM, CEVA-TL3211TM, CEVA-TeakLite-4TM, CEVA-TL410TM, CEVA-TL411TM, CEVA-TL420TM, CEVA-TL421TM, CEVA-QuarkTM, CEVA-TeakTM, CEVA-XTM, CEVA-X1620TM, CEVA-X1622TM, CEVA-X1641TM, CEVA-X1643TM, Xpert-TeakLite-IITM, Xpert-TeakTM, CEVA-XS1100ATM, CEVA-XS1200TM, CEVA-XS1200ATM, CEVA-TLS100TM, Mobile-Media[™], CEVA-MM1000[™], CEVA-MM2000[™], CEVA-SP[™], CEVA-VPTM, CEVA-MM3000TM, CEVA-MM3100TM, CEVA-MM3101TM, CEVA-XMTM, CEVA-XM4TM, CEVA-X2TM, CEVA-AudioTM, CEVA-HD-AudioTM, CEVA-VoPTM, CEVA-BluetoothTM, CEVA-SATATM, CEVA-SASTM, CEVA-ToolboxTM, SmartNcodeTM are trademarks of CEVA, Inc.

All other product names are trademarks or registered trademarks of their respective owners.



Support

CEVA® makes great efforts to provide a user-friendly software and hardware development environment. Along with this, CEVA provides comprehensive documentation, enabling users to learn and develop applications on their own. Due to the complexities involved in the development of DSP applications that might be beyond the scope of the documentation, an online Technical Support Service has been established. This service includes useful tips and provides fast and efficient help, assisting users to quickly resolve development problems.

How to Get Technical Support:

- FAQs: Visit our website http://www.ceva-dsp.com or your company's protected page on the CEVA website for the latest answers to frequently asked questions.
- **Application Notes**: Visit our website http://www.ceva-dsp.com or your company's protected page on the CEVA website for the latest application notes.
- **Email**: Use the CEVA central support email address <u>cevasupport@ceva-dsp.com</u>. Your email will be forwarded automatically to the relevant support engineers and tools developers who will provide you with the most professional support to help you resolve any problem.
- **License Keys**: Refer any license key requests or problems to sdtkeys@ceva-dsp.com. For SDT license keys installation information, see the SDT Installation and Licensing Scheme Guide.

Email: ceva-support@ceva-dsp.com

Visit us at: www.ceva-dsp.com



List of Sales and Support Centers

Israel	USA	Ireland	Sweden
2 Maskit Street	1174 Castro Street	Segrave House	Klarabergsviadukten
P.O. Box 2068	Suite 210	19/20 Earlsfort Terrace	70 Box 70396 107 24
Herzelia 46120	Mountain View, CA	3 rd Floor	Stockholm
Israel	94040	Dublin 2	Sweden
	USA	Ireland	
Tel : +972 9 961 3700	Tel : +1-650-417-7923	Tel : +353 1 237 3900	Tel : +46(0)8 506 362 24
Fax : +972 9 961 3800	Fax : +1-650-417-7924	Fax : +353 1 237 3923	Fax : +46(0)8 506 362 20
China (Shanghai)	China (Beijing)	China (Shenzhen)	Hong Kong
Unit 1203, Building E	Rm 503, Tower C	Rm 709, Tower A	Level 43, AIA Tower
Chamtime Plaza Office	Raycom InfoTech Park	SCC Financial Centre	183 Electric Road
Lane 2889, Jinke Road	No.2, Kexueyuan South	No. 88 First Haide	North Point
Pudong New District	Road	Avenue	Hong Kong
Shanghai, 201203	Haidian District	Nanshan District	
China	Beijing 100190	Shenzhen 518064	
	China	China	
Tel : +86-21-20577000	Tel : +86-10 5982 2285	Tel : +86-755-8435 6038	Tel : +852-39751264
Fax : +86-21-20577111	Fax: +86-10 5982 2284	Fax : +86-755-8435 6077	
South Korea	Taiwan	Japan	France
#478, Hyundai Arion	Room 621	1-6-5 Shibuya	RivieraWaves S.A.S
147, Gumgok-Dong	No.1, Industry E, 2nd Rd	SK Aoyama Bldg. 3F	400, avenue Roumanille
Bundang-Gu	Hsinchu, Science Park	Shibuya-ku, Tokyo	Les Bureaux Green Side 5, Bât 6
Sungnam-Si	Hsinchu 300	150-0002	· ·
Kyunggi-Do, 463-853	Taiwan R.O.C	Japan	06410 Biot - Sophia Antipolis
South Korea			France
Tel : +82-31-704-4471	Tel : +886 3 5798750	Tel : +81-3-5774-8250	Tel : +33 4 83 76 06 00
Fax:+82-31-704-4479	Fax: +886 3 5798750		Fax : +33 4 83 76 06 01



Table of Contents

1.	INTRODUCTION	7
2.	OVERVIEW	8
	2.1 CEVA-XM4 Modules	8
	2.2 Internal Program Memory	
	2.3 Internal Data Memory	14
3.	DATABASE STRUCTURE	17
4.	SUPPORTED TOOLS	19
5.	DOCUMENTATION	21
6.	VALIDATION FOR SIGNOFF	23
7.	DELTA FROM PREVIOUS RELEASE	25
	7.1 Delta between RTL V1.1.2.F and RTL V1.1.3.F	25
	7.1.1 RTL CHANGES	
	7.1.2 SIMULATION ENVIRONMENT CHANGES	
	7.1.3 BACKEND FLOW CHANGES	
	7.1.4 DOCUMENTATION MODIFICATIONS	
	7.1.5 BUG FIXES	
	7.1.6 ARCHITECTURE CHANGES	28
8.	PACKAGE INSTALLATION	29
	8.1 Unpacking the Release	29
	8.2 Installing in Batch Mode	29



List of Figures

Figure 2-1: CEVA-XM4 Block Diagram	8
Figure 2-2: Internal TCM Memory Default Configuration	11
Figure 2-3: Internal Program Cache Set Memory Partition (One-Block Confi	iguration)12
Figure 2-4: Internal Program Cache TAG Memory Partition	13
Figure 2-5: Internal Data Memory Partition – Four-Block Configuration (wit	
Figure 3-1: CEVA-XM4 V1.1.3.F Database General Structure	
List of Tables	
Table 2-1: CEVA-XM4 Modules	9
Table 2-2: Internal Program TCM Hardware Configurations	11
Table 2-3: Internal Program Cache Set Memory Hardware Configurations	11
Table 2-4: Internal Program Cache TAG Memory Hardware Configurations .	13
Table 2-5: Internal Data TCM Hardware Configurations	14
Table 3-1: CEVA-XM4 V1.1.3.F Database Description	
Table 4-1: Supported Tools	19
Table 8-1: Design Configuration Switches	29



1. Introduction

The CEVA-XM4[™] is a reusable Silicon Intellectual Property (SIP), DSP core family with a Memory Subsystem (MSS). The SIP source code is the RTL Verilog code, which is fully synthesizable and technology-process independent. This means that it can be easily implemented in various technologies and reduce time-to-market for development.

This release is compatible with the CEVA-XM4 Architecture Specification V1.1.3.F.

This release contains:

- Verilog RTL source code of the CEVA-XM4
- Reference reports and logs
- Simulation environment
- Full backend (RTL-to-GDSII) flow
- Release documentation

Important: The ETM/RTT IP module referred to in the documentation is an add-on feature that is separately licensed.



2. Overview

2.1 CEVA-XM4 Modules

Figure 2-1 shows a block diagram of the CEVA-XM4 DSP.




Figure 2-1: CEVA-XM4 Block Diagram



Table 2-1 describes the modules in Figure 2-1.

Table 2-1: CEVA-XM4 Modules

Module Name	Description
cevaxm4	The top-level RTL module.
	Contains the cevaxm4_sys, the PSU module, the internal memories, and the On-Chip Emulation Module (OCEM).
cevaxm4_pmem	The internal program memory, partitioned into two main blocks:
	• block0, which has a configurable size (0KB/32 KB/64 KB/128 KB/256 KB).
	• The internal program cache memory, which has a configurable size (32 KB/64 KB/128 KB).
	When the ECC configuration is installed, each of these blocks has additional redundancy memories.
	For more details, see the CEVA-XM4 Integration Reference Guide.
cevaxm4_dmem	The internal data memory.
	The size and partition are configurable. The data memory size can be 128 KB/256 KB/512 KB, divided into four blocks. Each memory block is divided into 16 banks.
	When the ECC configuration is installed, each of these blocks has additional redundancy memories.
	For more details, see the CEVA-XM4 Integration Reference Guide.
cevaxm4_sys	The system top module.
	Contains the core, DMSS, DMAN, PMSS, and PSU modules
cevaxm4_core_top	The DSP core module
Scalar Processing Unit (SPU)	Handles all scalar computations and bit-manipulation operations that are non-vector DSP operations.
	The following Scalar Floating Point configurations are supported:
	• 1 (floating point unit exists only in SPU0)
	• 4 (floating point units exist in SPU0, SPU1, SPU2, and SPU3).
Vector Processing Unit	Handles all vector computations.
(VPU)	The following Vector Floating Point configurations are supported:
	• 0 (no vector floating points)
	• 16 (eight floating points per VPU)
	The following Non-Linear Function Support configurations are supported:
	• 0 (no operations per unit)
	• 32 (16 operations per VPU)
cevaxm4_emulation	Contains the OCEM, Profiler, and RTT modules
cevaxm4_ocem_top	OCEM top-level module
Profiler	Profiler block (part of the OCEM enhanced configuration)



Module Name	Description
Wrapper	Real-Time Trace (RTT) Wrapper (optional)
ETM-R4	The ETMR4 is licensed separately from ARM. In addition, the ETM-R4 can be configured internally or externally to the CEVA-XM4 top module.
cevaxm4_psu	Power Scaling Unit (PSU)
cevaxm4_pmss	Program MSS
cevaxm4_dmss	Data MSS
cevaxm4_dman	DMA Manager logic



2.2 Internal Program Memory

Table 2-2: Internal Program TCM Hardware Configurations

Program TCM Bank	Size Option				
Depth	0 kB	32 kB	64 kB	128 kB	256 kB
One block	None	1K	2K	4K	8K




Figure 2-2: Internal TCM Memory Default Configuration

2.2.1 Internal Program Cache Memory

The internal program cache memory consists of Set memory and TAG memory.

2.2.1.1 Internal Program Cache Set Memory

The program cache Set memory consists of four identical blocks for **Way0**, **Way1**, **Way2**, and **Way3**. Each **WayX** block is divided into eight banks of 32 bits. Table 2-3 describes the configurations.

Table 2-3: Internal Program Cache Set Memory Hardware Configurations

Program Cache Set	Size Option		
Frogram Cache Set	32 kB	64 kB	128 kB
Bank depth	0.25K	0.5K	1k



Figure 2-3 shows the internal program cache Set memory partition in the one-block configuration.




Figure 2-3: Internal Program Cache Set Memory Partition (One-Block Configuration)



2.2.1.2 Internal Program Cache TAG Memory

The program cache TAG memory consists of four identical memory banks for **Way0**, **Way1**, **Way2**, and **Way3**. Table 2-4 describes the configurations.

Table 2-4: Internal Program Cache TAG Memory Hardware Configurations

Duoguom Cocho Tog	Size Option			
Program Cache Tag	32 KB	64 KB	128 KB	
Bank width	21 bits	20 bits	19 bits	
Bank depth for 64-byte cache block size	128	256	512	

Figure 2-4 shows the internal program cache TAG memory partition.




Figure 2-4: Internal Program Cache TAG Memory Partition

The internal program memory is implemented using simulative modules. The IP integrator should replace these memories with its own memories.

Note: When using the ECC configuration, the internal program memory has additional parity memories for each of the blocks (TCM, cache, and TAG). For more details, see the CEVA-XM4 Integration Reference Guide.



2.3 Internal Data Memory

Table 2-5: Internal Data TCM Hardware Configurations

Data TCM	Size Option			
Data 1CM	128 KB	256 KB	512 KB	
Bank depth for 4 blocks	0.5K	1K	2K	

Figure 2-5 shows the internal data memory partition in the four-block configuration.




Figure 2-5: Internal Data Memory Partition – Four-Block Configuration (without Memory ECC)



The internal data memory is implemented using simulative modules. The IP integrator should replace these memories with its own memories.

Note: When using the ECC configuration, the internal data memory has additional parity memories for each of the blocks. For more details, see the CEVA-XM4 Integration Reference Guide.



3. Database Structure

Figure 3-1 shows a general description of the CEVA-XM4_V1.1.3.F database.




Figure 3-1: CEVA-XM4 V1.1.3.F Database General Structure

Table 3-1: CEVA-XM4 V1.1.3.F Database Description

Directory Name	Description
Documents	Release documentation; delivered separately, outside of the package
cevaXM4_V1.1.3.F	Database root directory
backend	Backend reference flow
design	CEVA-XM4 V1.1.3.F RTL
scripts	Simulation scripts
simulation	Simulation environment and assembly tests

The **cevaXM4_V1.1.3.F_reference_files.tgz** file contains CEVA-XM4 reference reports and EDA tool-related files. It is delivered separately.

For more details, see the CEVA-XM4 Database Reference Guide.



4. Supported Tools

Table 4-1 describes the tools that are supported in the simulation and synthesis environments.

Table 4-1: Supported Tools

Tool	Version	Vendor	Description
IES	15.20.002	Cadence	RTL Simulation
VCS	2014.03-2	Synopsys	RTL Simulation
ModelSim	10.2c	Mentor	RTL Simulation
Design Compiler	2015.06	Synopsys	Synthesis
Formality	2015.06	Synopsys	Equivalence checking
IC Compiler	2015.06	Synopsys	Floorplan, Place, CTS, Route
StarRCXT	2015.06	Synopsys	Parasitic Extraction
PrimeTime	2015.06	Synopsys	Static Timing Analysis
TetraMax	2015.06	Synopsys	Test – ATPG+DRC



5. Documentation

The CEVA-XM4 V1.1.3.F documentation is delivered separately from the released package, and contains the following:

- CEVA-XM4 Backend Flow Reference Guide
- CEVA-XM4 Database Reference Guide
- CEVA-XM4 Integration Reference Guide
- CEVA-XM4 Power Modes Reference Guide
- CEVA-XM4 Simulation Reference Guide
- CEVA-XM4 Real-Time Trace Specification



6. Validation for Signoff

To guarantee correct functionality, the IP integrator must ensure that the following signoff stages pass when implementing the CEVA-XM4:

- The entire test suite passes the RTL-level simulation.
- Equivalence checking of the RTL against pre/post-layout netlists succeeded.
- Static Timing Analysis (STA) is clean, with no violation in any corners.
- The entire test suite passes the Gate-level simulation with timing (Dynamic Timing Analysis /SDF).
- The LVS DRC is clean.

For more details about the simulation and verification environment of the CEVA-XM4, see *CEVA-XM4 Simulation Reference Guide*.



7. Delta from Previous Release

7.1 Delta between RTL V1.1.2.F and RTL V1.1.3.F

7.1.1 RTL Changes

- Updated RTL version number. The following file was updated:
 cevaxm4 gendef.v
- Fix for bug #004, as described in Section 7.1.5. The following file was updated:

cevaxm4_vst.v

• Fix for bug #005, as described in Section 7.1.5. The following file was updated:

cevaxm4_ddma_q.v

• Fix for bug #006, as described in Section 7.1.5. The following file was updated:

cevaxm4_qman_task_proc_fsm.v

- Support for architecture enhancement for DMAN shared queue described in Section 7.1.6:
 - cevaxm4_dman_cpm.v
 - cevaxm4_qman.v
 - cevaxm4_qman_queue_db.v
 - cevaxm4_dman.v
 - cevaxm4_dman_cpm_qman.v
 - cevaxm4_qman_task_fetch_fsm.v
- Removal of *EXT_MEM_WR* input pin and modification of the related bit in the **OCM_STATUS** register to Reserved:
 - cevaxm4.v
 - cevaxm4 emulation.v
 - o cevaxm4_ocem_top.v
 - cevaxm4_ocem_control.v



- DFT Improvement; inserted tst_gatedclock to a FF in the DACU module:
 - o cevaxm4 dacu.v
 - cevaxm4_ddma_q.v
 - o cevaxm4 dmss.v
 - o cevaxm4 dman.v

7.1.2 Simulation Environment Changes

The following simulation files were modified:

- Lists:
 - cevaxm4_release_without_simulative_switches
 - **cevaxm4_dman_en_cnt_no_rptr_dec.asm** was added.
 - cevaxm4_dmss_dma_dman_upload_fixed.asm was added.
- Includes:
 - o cevaxm4_param.asm: Updated core version
- Test modifications:
 - o **cevaxm4_ocem_apb_gp_out.asm**: Removed ext_pmem_wr use
 - o cevaxm4_ocem_mss_rst_boot.asm: Fixed typo
 - o cevaxm4_ocem_jtag_single_step.asm: Removed redundant lines
 - o cevaxm4_dmss_dma_dman_iit_2d_dup2b.asm: Fixed test
 - o cevaxm4_dmss_dma_q_ext.asm: Added LSID read check
 - o cevaxm4_boot_lightsleep_edap.asm: Fixed test
 - o cevaxm4_boot_lightsleep_pdma.asm: Fixed test
- New tests:
 - cevaxm4_dmss_dma_dman_upload_fixed.asm
 - o cevaxm4 dman en cnt no rptr dec.asm
- Simulation top files; the following files were modified to remove the ext_pmem_wr input port:
 - cevaxm4_sim_top.v
 - cevaxm4_sim_cntrl.v



7.1.3 Backend Flow Changes

The following files were modified:

- **fm.tcl**: Added a mechanism to verify the netlist vs. the RTL of **ceva_clock_gater.v** and **gnf_ff.v**
- **constrains.tcl**: Fixed typos and error reporting
- **dc.tcl**: Fixed typos and made some slight flow changes
- **tm.tcl**: Fixed a typo in the coverage goal and pattern generation setup

7.1.4 Documentation Modifications

- The following changes were made to the CEVA-XM4 Integration Reference Guide:
 - Updated version
 - Modified *Table 2-1: CEVA-XM4 Interface*:
 - Removed *ext_pmem_wr* input port
 - Removed Section 22.8, External Program Memory Indication
 - Added Section 21, Access Protection Violation
- The following changes were made to the CEVA-XM4 Simulation Reference Guide:
 - Updated version
 - In Section 6.2.1, Tests That Cannot Run with Simulative Switches:
 - **cevaxm4_dmss_dma_dman_upload_fixed.asm** was added.
 - **cevaxm4_dman_en_cnt_no_rptr_dec.asm** was added.
- The following changes were made to the CEVA-XM4 Backend Flow Reference Guide:
 - Updated version
 - Modified Section 11.3, Reset

7.1.5 Bug Fixes

The following bugs were fixed:

- Bug #004: Core vector-store saturation
- Bug #005: LSID field in DDRS register
- Bug #006: QMAN download task with burst type FIXED increment DDEA

For more details, see the CEVA-XM4 Bug List.



7.1.6 Architecture Changes

The following architecture changes were made in the QMAN to improve the QMAN's operation in shared queue mode:

- New fields (bits) were added in the QMAN programming model for each task counter.
- These bits enable control over the mode in which the enabled task counters in each QMAN are decremented.
- The old mode in which the counter is decremented by the amount of tasks that were "pulled" by another core's QMAN is still supported.
- A new mode in which the counter is decremented by one without relation to the number of tasks that were pulled by another core's QMAN2 is supported.



8. Package Installation

The following sections describe the installation of the CEVA-XM4 environment on the user's system.

The CEVA-XM4 release contains the zipped **cevaXM4_V1.1.3.F.tgz** file and requires the **cevaXM4_V1.1.3.F_passphrase** license file, which is obtainable from CEVA support (**ceva-support**@ceva-dsp.com).

8.1 Unpacking the Release

In the directory containing the zipped file, unpack the release by typing:

tar -zxvf cevaXM4_V1.1.3.F.tgz

8.2 Installing in Batch Mode

Do the following:

1. Change directories to the extracted directory by typing:

cd cevaXM4_V1.1.3.F_release

2. Run the installer in batch mode by typing::

```
./ceva_installer -passphrase_file
../cevaXM4_V1.1.3.F_passphrase -dw_root_dir <dw_path>
```

3. On the command line, type the relevant switches that define the design configuration, as described in Table 8-1.

For example:

```
./ceva_installer -passphrase_file ../ cevaXM4_V1.1.3.F
_passphrase -dw_root_dir <dw_path> -dtcm_size 128kb -
memory_ecc 32bit
```

Table 8-1: Design Configuration Switches

Switch Name	Description	Options	Default Value	Restrictions
passphrase_file	Sets the path to the passphrase file	-	-	Mandatory
dw_root_dir	Sets the path to the DesignWare root directory	-	-	Mandatory
amba_ecc	Sets the Bus ECC width configuration	0, 32bit	0	32-bit configuration is restricted when memory_ecc is 0.
memory_ecc	Sets the ECC width configuration	0, 32bit	0	-



Switch Name	Description	Options	Default Value	Restrictions
axi_masters_num	Sets the number of AXI Masters (including EDP)	1, 3	1	-
axi_slaves_num	Sets the number of AXI slaves	0, 1, 3	0	-
axim_width	Sets the AXI Master width configuration	128 bit, 256 bit	256 bit	-
axis_width	Sets the AXI slave width configuration	128 bit, 256 bit	-	Mandatory when running with slaves
nff	Sets the Non-Functional Flip-Flop (NFF) configuration	-	Off	Add the switch to invoke
cevamm3101_compt		-	Off	Add the switch to invoke
design_name	Sets a valid name for the design. Note: The name must not contain any special characters or start with a number.	-	Conf1	-
dtcm_size	Sets the DMSS configuration	128 kb, 256 kb, 512 kb	256 kb	-
Help h	Prints the help menu	-	-	-
install_dir	Sets the path to the installation directory	-	Current directory	-
mem_power_gating	Uses memory with power gating	-	Off	Add the switch to invoke
nonlinear_units	Non Linear functions support	0, 32	32	-
pcache_size	I-Cache configuration	32 kb, 64 kb, 128 kb	32 kb	-
ptcm_size	Configures the I-TCM size	0, 32 kb, 64 kb, 128 kb, 256 kb	32 kb	-
qman_num	QMAN configuration	0, 8	0	-
sflp	Includes three additional floating point units in the SPU (which allows four operations in the SPU)	1, 4	1	-
spu_xtend	Installs with SPU XTEND	-	Off	Add the switch to invoke



Switch Name	Description	Options	Default Value	Restrictions
vflp	Includes additional floating point units in the VPU (which allows 16 operations in the VPU)	0, 16	16	-
vpu_xtend	Installs with VPU XTEND	-	Off	Add the switch to invoke
real_time_trace	Includes RTT in the design	no_rtt, internal, external	no_rtt	If RTT is used, the user must add a path to the RTT passphrase file, ETM-R4, and CoreSight root directories.
etm_install_dir	Sets the path to the ETM-R4 root directory	-	-	Mandatory when running with real_time_trace
tpiu_lite_install_dir	Sets the path to the CoreSight root directory	-	-	Mandatory when running with real_time_trace

The installation process was verified in the following operating systems:

- Fedora
- CentOS
- Red Hat 5
- Red Hat 6

Your system must support the following libraries:

- Fedora:
 - o glibc.i686
 - o libXft
 - o libsgutilnogui.so
- CentOS:
 - o zlib.i686
 - o libXft
 - o libstdc++.so.6
 - o libXext.so.6