

Node Name	Customize Columns..	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair
INPUT		Input	PIN_Y2	2	B2_N0	PIN_Y2	2.5 V (default)		8mA (default)		
LED[0]		Output	PIN_G19	7	B7_N2	PIN_G19	2.5 V (default)		8mA (default)	2 (default)	
LED[1]		Output	PIN_F19	7	B7_N0	PIN_F19	2.5 V (default)		8mA (default)	2 (default)	
LED[2]		Output	PIN_E19	7	B7_N0	PIN_E19	2.5 V (default)		8mA (default)	2 (default)	
LED[3]		Output	PIN_F21	7	B7_N0	PIN_F21	2.5 V (default)		8mA (default)	2 (default)	
LED[4]		Output	PIN_F18	7	B7_N1	PIN_F18	2.5 V (default)		8mA (default)	2 (default)	
LED[5]		Output	PIN_E18	7	B7_N1	PIN_E18	2.5 V (default)		8mA (default)	2 (default)	
LED[6]		Output	PIN_J19	7	B7_N2	PIN_J19	2.5 V (default)		8mA (default)	2 (default)	
LED[7]		Output	PIN_H19	7	B7_N2	PIN_H19	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[0]		Output	PIN_R6	2	B2_N0	PIN_R6	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[1]		Output	PIN_V8	2	B2_N1	PIN_V8	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[2]		Output	PIN_U8	2	B2_N1	PIN_U8	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[3]		Output	PIN_P1	1	B1_N2	PIN_P1	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[4]		Output	PIN_V5	2	B2_N1	PIN_V5	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[5]		Output	PIN_W8	2	B2_N2	PIN_W8	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[6]		Output	PIN_W7	2	B2_N2	PIN_W7	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[7]		Output	PIN_AA7	2	B2_N2	PIN_AA7	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[8]		Output	PIN_Y5	2	B2_N2	PIN_Y5	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[9]		Output	PIN_Y6	2	B2_N2	PIN_Y6	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[10]		Output	PIN_R5	2	B2_N0	PIN_R5	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[11]		Output	PIN_AA5	2	B2_N2	PIN_AA5	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_A DDR[12]		Output	PIN_Y7	2	B2_N2	PIN_Y7	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_B A[0]		Output	PIN_U7	2	B2_N1	PIN_U7	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_B A[1]		Output	PIN_R4	2	B2_N0	PIN_R4	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_C AS_N		Output	PIN_V7	2	B2_N1	PIN_V7	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_C KE		Output	PIN_AA6	2	B2_N2	PIN_AA6	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_C LK		Output	PIN_AE5	3	B3_N2	PIN_AE5	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_C S_N		Output	PIN_T4	2	B2_N0	PIN_T4	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_D		Output	PIN_U2	2	B2_N0	PIN_U2	2.5 V (default)		8mA (default)	2 (default)	

Node Name	Customize Columns..	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair
QM[0]							ault)		ault)	)	
SDRAM_DQM[1]		Output	PIN_W4	2	B2_N2	PIN_W4	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQM[2]		Output	PIN_K8	1	B1_N2	PIN_K8	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQM[3]		Output	PIN_N8	1	B1_N2	PIN_N8	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[0]		Bidir	PIN_W3	2	B2_N2	PIN_W3	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[1]		Bidir	PIN_W2	2	B2_N0	PIN_W2	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[2]		Bidir	PIN_V4	2	B2_N0	PIN_V4	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[3]		Bidir	PIN_W1	2	B2_N1	PIN_W1	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[4]		Bidir	PIN_V3	2	B2_N0	PIN_V3	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[5]		Bidir	PIN_V2	2	B2_N0	PIN_V2	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[6]		Bidir	PIN_V1	2	B2_N0	PIN_V1	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[7]		Bidir	PIN_U3	2	B2_N0	PIN_U3	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[8]		Bidir	PIN_Y3	2	B2_N1	PIN_Y3	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[9]		Bidir	PIN_Y4	2	B2_N1	PIN_Y4	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[10]		Bidir	PIN_AB1	2	B2_N0	PIN_AB1	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[11]		Bidir	PIN_AA3	2	B2_N1	PIN_AA3	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[12]		Bidir	PIN_AB2	2	B2_N0	PIN_AB2	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[13]		Bidir	PIN_AC1	2	B2_N1	PIN_AC1	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[14]		Bidir	PIN_AB3	2	B2_N1	PIN_AB3	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[15]		Bidir	PIN_AC2	2	B2_N1	PIN_AC2	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[16]		Bidir	PIN_M8	1	B1_N2	PIN_M8	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[17]		Bidir	PIN_L8	1	B1_N2	PIN_L8	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[18]		Bidir	PIN_P2	1	B1_N2	PIN_P2	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[19]		Bidir	PIN_N3	1	B1_N2	PIN_N3	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[20]		Bidir	PIN_N4	1	B1_N2	PIN_N4	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[21]		Bidir	PIN_M4	1	B1_N1	PIN_M4	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[22]		Bidir	PIN_M7	1	B1_N2	PIN_M7	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[23]		Bidir	PIN_L7	1	B1_N2	PIN_L7	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[24]		Bidir	PIN_U5	2	B2_N1	PIN_U5	2.5 V (default)		8mA (default)	2 (default)	

Node Name	Customize Columns..	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair
SDRAM_DQ[25]		Bidir	PIN_R7	2	B2_N0	PIN_R7	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[26]		Bidir	PIN_R1	2	B2_N0	PIN_R1	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[27]		Bidir	PIN_R2	2	B2_N0	PIN_R2	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[28]		Bidir	PIN_R3	2	B2_N0	PIN_R3	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[29]		Bidir	PIN_T3	2	B2_N0	PIN_T3	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[30]		Bidir	PIN_U4	2	B2_N0	PIN_U4	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_DQ[31]		Bidir	PIN_U1	2	B2_N0	PIN_U1	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_RAS_N		Output	PIN_U6	2	B2_N1	PIN_U6	2.5 V (default)		8mA (default)	2 (default)	
SDRAM_WE_N		Output	PIN_V6	2	B2_N1	PIN_V6	2.5 V (default)		8mA (default)	2 (default)	
altera_reserved_tck		Input				PIN_P5	2.5 V (default)		8mA (default)		
altera_reserved_tdi		Input				PIN_P7	2.5 V (default)		8mA (default)		
altera_reserved_tdo		Output				PIN_P6	2.5 V (default)		8mA (default)	2 (default)	
altera_reserved_tms		Input				PIN_P8	2.5 V (default)		8mA (default)		
<<new node>>											