






Cantiga Chipset and ICH9M I/O Controller ICH9M Integrated Pull-up ICH9M Functional Strap Definitions
ICH9 EDS 642879 Rev.1.5 page 92 Hub strapping configuration and Pull-down Resistors Montevina Platform Design guide 22339 0.5 Signal Usage/When Sampled ICH9 EDS 642879 Rev.1.5 page 97 HDA\_SDOUT XOR Chain Entrance Allows entrance to XOR Chain testing when TP3 Pin Name Strap Description Configuration SIGNAL Resistor Type/Value PCIE Port Config 1hit1 pulled low. When TP3 not pulled low at rising edge CL CLK[1:0] CFG[2:0] FSB Frequency PULL-UP 20K Rising Edge of PWROK of PWROK, sets bitl of RPC.PC(Config Registers: 011 = FSB667 offset 224h). This signal has weak internal pull-down Select CL DATA[1:0] PULL-UP 20K 010 = FSB800HDA\_SYNC PCIE config 1 bit 0. This signal has a weak internal pull-down CT. RSTO# PIII.I.-IIP 10K Sets bit0 of RPC.PC(Config Registers:Offset 224h) CFG[4:3] Rising Edge of PWROK. DPRSLPVR/GPIO16 PULL-DOWN 20K CFG8 GNT2# PCIE config2 bit2, This signal has a weak internal pull-up. CFG[15:14] CDTO53 Rising Edge of PWROK. ENERGY DETECT PULL-UP 20K Sets bit2 of RPC.PC2(Config Registers:Offset 0224h) This signal has a weak internal pull-down. Reserved, Rising Edge HDA BIT CLK PULL-DOWN 20K CFG5 DMI x2 Select of PWROK This signal should not be pulled high. HDA DOCK EN#/GPIO33 = DMI x4 (Default) PULL-UP 20K Tying this strap low configures DMI for ESI-CFG6 iTPM Host The iTPM Host Interface is enabled(Note2 compatible operation. This signal has a weak HDA RST# PIII.I.-DOWN 20K Interface 1=The iTPM Host Interface is disalbed(default) GNT1# EST Strap (Server Only internal pull up. EST compatible mode is for HDA SDIN[3:0] = Transport Layer Security (TLS) cipher Rising Edge of PWROK PIII.I.-DOWN 20K GPTO51 server platforms only. This signal should not CEG7 Intel Management suite with no confidentiality be pulled low for desttop and mobile. HDA SDOUT PULL-DOWN 20K engine Crypto strap 1 = TLS cipher suite with Top-Block Sampled low: Top-Block Swap mode(inverts Al6 for HDA SYNC PIII.I.-DOWN 20K confidentiality (default)
= Reverse Lanes,15->0,14->1 ect.. CMT3# all cycles targeting FWH BIOS space). Swap Override. The pull-up or pull-down active when configured for nativeCFG9 PCIE Graphics Lane GLAN DOCK# 1= Normal operation(Default):Lane GPT055 Rising Edge of PWROK. Note: Software will not be able to clear the GLAN\_DOCK# functionality and determined by LAN controller Top-Swap bit until the system is rebooted Numbered in order GNT[3:0]#/GPIO[55,53,51] PIII.I.-IIP 20K without GNT3# being pulled down. GPIO[20] CEG10 PCIE Loophack enable PULL-DOWN 20K 1= Disabled (default) Boot BIOS Destination Controllable via Boot BIOS Destination bit GNT0# SPI\_CS1#/ Selection 0:1 (Config Registers:Offset 3410h:bit 11:10). GPIO[491 PULL-UP 20K CFG12 1 = Disabled (default) Rising Edge of PWROK GNTO# is MSB, 01-SPI, 10-PCI, 11-LPC. LAD[3:01#/FHW[3:01# PULL-UP 20K Integrated TPM Enable, Sample low: the Integrated TPM will be disabled LAN RXD[2:0] CFG13 XOR 1 = Disabled (default) Rising Edge of CLPWROK Sample high: the MCH TPM enable strap is sampled PULL-UP 20K SPI\_MOSI low and the TPM Disable bit is clear, the CFG16 0 = Dynamic ODT Disabled
1 = Dynamic ODT Enabled (Default) LDRO[0] PULL-UP 20K FSB Dynamic ODT Integrated TPM will be enable. LDRQ[1]/GPIO23 PULL-UP 20K The signal is required to be low for desktop DMI Termination Voltage 0 = Normal operation(Default): CFG19 PULL-UP 20K DMI Lane Reversal Rising Edge of PWROK applications and required to be high for Lane Numbered in Order GPTO49 mobile applications PWRBTN# PULL-UP 20K x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) SATALED# PIII.I.-IIP 15K DMI x2 mode[MCH -> ICH]: (3->0,2->1) PCI Express Lane Signal has weak internal pull-up. Sets bit 27 SATALED# SPI CS1#/GPIO58/CLGPIO6 Reversal. Rising Edge of MPC.LR(Device 28:Function 0:Offset D8) PULL-UP 20K Digital Display Port 0 = Only Digital Display Port of PWROK SPI MOSI PULL-DOWN 20K SDVO/DP/iHDMI) or PCIE is operational (Default) = Digital display Port and PCIe are No Reboot If sampled high, the system is strapped to the CFG20 oncurrent with PCT Rising Edge of PWROK. PULL-UP 20K "No Reboot" mode(ICH9 will disable the TCO Timer SPI MISO operting simulataneously via the PEG port system reboot feature). The status is readable 0 =No SDVO Card Present (Default) SPKR PULL-DOWN 20K via the NO REBOOT bit. SDVO\_CTRLDATA SDVO Present TACH\_[3:0] PIII.I.-IIP 20K 1 = SDVO Card Present XOR Chain Entrance. This signal should not be pull low unless using 0 = LFP Disabled (Default) Rising Edge of PWROK XOR Chain testing. It has a weak internal pull up. TP[3] PULL-UP 20K Local Flat Panel USB[11:0][P,N] PULL-DOWN 15K L\_DDC\_DATA (LFP) Present 1= LFP Card Present; PCIE disabled GPT033 Sampled low: the Flash Descriptor Security will be Flash Descriptor HDA DOCK Security Override Strap overridden. If high, the security measures will be NOTE: in effect. This should only be enabled in manufacturing EN# Rising Edge of PWROK 1. All strap signals are sampled with respect to the leading edge of environments using an external pull-up resister. the (G)MCH Power OK (PWROK) signal. 2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG/12/CFG13 straps can be enabled at any time. **SMBus** 3. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time. SMBC\_G792 Thermal USB Table MXM KBC BAT\_SCL Pair Device BATTERY USB1 page 31 PCI Routing 1 IISB4 2 IDSEL INT REQ GNT USB2 3 MiniCard DOCK USB LAN G:CARDBUS RTS5158 AD25 0 WT.AN USB3 Bluetooth SMB CLK PCIE Routing FPNEW Card MiniCard тсн9м Roboson MINIC1 **Wistron Corporation** LANE2 MiniCard WLAN WEBCAM 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. LANE3 MiniCard Roboson NEW1 LANE4 NewCard MINIC2 SMBC ICH CK505 Reference WWW.AliSaler.Com אממ -1 Homa







































### Size Document Number Homa Sheet 15 of 57




TP119 Do Not Stuff TP121 Do Not Stuff SYNC# TP120 Do Not Stuff ELOCK# TP1220 Not Stuff EPRESENTATION# TP124 Do Not Stuff INTERNET# TP123 Do Not Stuff E-BUTTON# TP126 Not Stuff PROGRAM# TP125 Do Not Stuff MAIL# TP127 Do Not Stuff

| 970   | 緯創資通 Wistron Corporation<br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |       |    |    |     |
|-------|---|-------|----|----|-----|
| Title |   |       |    |    |     |
|       | LAUN  | VCH   |    |    |     |
| Size  | Document Number   |       |    |    | Rev |
|       | H   | łoma  |    |    | -1  |
| Date: | Thursday April 03 2008  | Sheet | 16 | of | 57  |


WWW.AliSaler.Com


## LCD/INVERTER/CCD CONN





-1

Homa















WWW.AliSaler.Com







WWW.AliSaler.Com







## **ODD Connector**



970 **Wistron Corporation** 21F, 84, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipel Hsien 221, Taiwan, R.O.C.


Title


CDROM

Size Document Number Rev. Homa -1


Pate: Thursday April (3 2008 Sheet 26 of 57

## **SATA Connector**








## BLUETOOTH MODULE
















WWW.AliSaler.Com




















# **PCMCIA Socket**





### Cardbus I/F





Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. 緯創資通 **PCMCIA** -1 Homa Date: Thursday, April 03, 2008















# ## DOCK\_MICIN\_L | 1 R332 | 2 Do Not Stuff | 44 DOCK\_JD\_MIC# | 39 MIC\_JD# | 44 DOCK\_JD\_MIC# | 44 DOCK\_JD\_MIC# | 45 Do Not Stuff | 45 Do Not Stuff | 46 DOCK\_JD\_MIC# | 47 DOCK\_JD\_MIC# | 47 DOCK\_JD\_MIC# | 47 DOCK\_JD\_MIC# | 47 DOCK\_JD\_MIC# | 48 DOC





### **Internal Speaker**















### Run Power
















1D5V\_S0 Iomax=2.5A







2D5V\_S0
IOmax=0.3A


2D5V/300mA
2D5V\_LD0


2D5V\_S0


2D5V\_S













## Finger printer





```
SA --> SB
1.page25, Change 024 and 05 Pin C and Pin E net, Swap H THERMDA and H THERMDC(only close to C95)
2.page46, Change R145 Pin1 pull hige power to 1D05V S0
3.page42,Add the Net let link U17_Pin101 and RN45_Pin3
4.page16, SWITCHCN1 pin12 connect to 3D3V AUX S5 and pin 11 connect to LID CLOSE#
5.page20.HDMI1 change to 62.10078.171
6.page44,DOCK1 pin51 connect to CRT_DEC#
7.page53,R214 change to connect BO24745 VREF as charger modify
8.page26, change ODD1 to 22.10300.141
9.page45.change U12 to PS81220FN48G-GP and add some components
10.page44,Del U5
11.page20, Del U11, U42, Q9....
12.del G1~G8
13.page45,R614 changed to "DOCK DT1#" and U12 output port1 and port2 swap,RN68 pin1&2 change to KBC SMBUS,
RN69 pin3&4 change to connect"3D3V_S0",R615 change to 4K7R2F-GP
14.page49, change 027&028 to 2N7002SPT ,add R595 R616
15.page48, change R12 to 10K2R3F-GP ,R13 to 16K5R2F-1-GP
16.page51,R578 change to 22K1R3-GP
17.page52,R257 change to 2K87R2F-1-GP ,C259 change to SCD033U50V
18.page40, change U8 to G1454R41U-GP
19.page42,Del R29 R27 C20 EC5
20.page41,LID1 change to INTMIC1 and connect to "MIC L CN"&"MIC R CN"
21.page39.add R619 C815 R621 R620 C816 C817
22.page38,Del C355 C320
23.page56,Del F4 addR626
24.page3,R204 change to connect"3D3V_CLKPLL_S0"
25.page52,add R622~R625
26.page44,add C818~C822 and L19 L20 L21
27.page35,Del TP77~TP82 TP84 TP86 TP87 TP24 TP25 TP26 TP28,add R618 pull up to 3D3V_S0
28.page25,add R617 035 del R115
29.page30, change C600 to 4.7U10V
30.page45, swap U12 output port1&pot2
31.page48~52, change power GAPs to close GAPs
32.page49,L15 change to 1ND-3D3UH by power modify
33.page16,add R627 EC108
34.page45,add C823 C824 and R144 R151 O9 R137
```

