

Table 12. Pin assignment and description

Pin number	Pin name	Pin type	I/O structure	Note	Alternate functions		Additional functions						
					PC10	FT							
-	64	A2	2	B2	I/O	FT	USART3_TX, USART4_TX, TIM1_CH3, SPI3_SCK						
-	-	A1	3	B1	I/O	FT	USART3_RX, USART4_RX, TIM1_CH4, SPI3_MISO						
-	-	-	-	C2	PE4	I/O	TIM3_CH2						
-	-	-	-	D3	PE5	I/O	TIM3_CH3						
-	-	-	-	C1	PE6	I/O	TIM3_CH4						
-	-	-	-	D2	PC12	I/O	LPTIM1_IN1, UCPD1_FRSTX, TIM14_CH1, USART5_TX, SPI3_MOSI						
-	1	B11	3	C2	5	E3	PC13	I/O	FT	(1)(2)	TIM1_BKIN	TAMP_IN1, RTC_TS, RTC_OUT1, WKUP2	
-	2	B13	4	C1	6	D1	PC14- OSC32_IN	I/O	FT	(1)(2)	TIM1_BKIN2	OSC32_IN	
2	2	-	-	-	-	-	PC14- OSC32_IN	I/O	FT	(1)(2)	TIM1_BKIN2	OSC32_IN, OSC_IN	
3	3	C12	5	B1	7	10	E1	PC15- OSC32_OUT	I/O	FT	(1)(2)	OSC32_EN, OSC_EN, TIM15_BKIN	OSC32_OUT
-	4	C10	6	D3	8	11	E2	VBAT	S	-	-	-	-
-	5	D11	7	D2	9	F2	VREF+	S	-	-	-	-	VREFBUF_OUT
4	6	D13	8	D1	10	13	F1	VDD/VDDA	S	-	-	-	-
5	7	E12	9	E1	11	14	G1	VSS/VSSA	S	-	-	-	-
-	8	F13	10	F1	12	15	H1	PF0-OSC_IN	I/O	FT	-	CRS1_SYNC, EVENTOUT, TIM14_CH1	OSC_IN



**Table 12. Pin assignment and description (continued)**

Pin number	Pin name	Pin type	I/O structure	Note	Alternate functions		Additional functions							
					(3)	MCO, LPUART2_RX, USART6_RTS_DE_CK								
-	9	9	G12	11	G1	13	J1	PF1-OSC_OUT	I/O	FT	-	OSC_EN, EVENTOUT, TIM15_CH1N	OSC_OUT	
6	6	10	10	F11	12	E2	14	G2	PF2-NRST	I/O	RST, FT	(3)	MCO, LPUART2_TX, LPUART2_RTS_DE	NRST
-	-	-	-	-	-	H3	18	PF3	I/O	FT	-	LPUART2_RX, USART6_RTS_DE_CK	-	-
-	-	-	-	-	-	H2	19	PF4	I/O	FT	-	LPUART1_TX	-	-
-	-	-	-	-	-	J2	20	PF5	I/O	FT	-	LPUART1_RX	-	-
-	-	-	-	-	-	E3	13	K1	PC0	I/O	FT_a	-	LPTIM1_IN1, LPUART1_RX, LPTIM2_IN1, LPUART2_TX, USART6_TX, I2C3_SCL, COMP3_OUT	COMP3_INM7
-	-	-	-	-	-	F2	14	J2	PC1	I/O	FT_a	-	LPTIM1_OUT, LPUART1_TX, TIM15_CH1, LPUART2_RX, USART6_RX, I2C3_SDA	COMP3_INP1
-	-	-	-	-	-	G2	15	K2	PC2	I/O	FT	-	LPTIM1_IN2, SPI2_MISO/I2S2_MCK, TIM15_CH2, FDCAN2_RX, COMP3_OUT	-
-	-	-	-	-	-	H1	16	L1	PC3	I/O	FT	-	LPTIM1_ETR, SPI2_MOSI/I2S2_SD, LPTIM2_ETR, FDCAN2_TX	-
7	7	11	H13	17	H2	19	K3	PA0	I/O	FT_a	-	SPI2_SCK/I2S2_CK, USART2_RTS_DE_CTS, TIM2_CH1_ETR, USART4_RX, USART4_TX, LPTIM1_OUT, UCPD2_FRSRX, COMP1_OUT	COMP1_INM8, ADC_IN0, TAMP_IN2, WKUP1	
8	8	12	E10	18	H3	20	L2	PA1	I/O	FT_ea	-	SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, TIM2_CH2, USART4_RX, USART4_TX, LPTIM1_OUT, I2C1_SMB, EVENTOUT	COMP1_INP2, ADC_IN1	
9	9	13	E8	19	G3	21	M1	PA2	I/O	FT_a	-	SPI1_MOSI/I2S1_SD, USART2_TX, TIM2_CH3, UCPD1_FRSRX, TIM15_CH1, LPUART1_TX, COMP2_OUT	COMP2_INM8, ADC_IN2, WKUP4_ISCO	

**Table 12. Pin assignment and description (continued)**

Pin number	Pin name	I/O structure	Note	Alternate functions	Additional functions	
10 10	H11	20 20	F3 22	K4 PA3 I/O FT_ea -	SPI2_MISO/I2S2_MCK, USART2_RX, TIM2_CH4, UCPD2_FRSTX, TIM15_CH2, LPUART1_RX, EVENTOUT	COMP2_INP2, ADC_IN3
- 15	G10	21 21	H4 23	L3 PA4 I/O TT_a -	SPI1_NSS/I2S1_W, SPI2_MOSI/I2S2_SD, USART6_TX, TIM14_CH1_LPTIM2_OUT, UCPD2_FRSTX, EVENTOUT, SP3_NSS	ADC_IN4, DAC1_OUT1, RTC_OUT2
11 11	- -	- -	- -	PA4 I/O TT_a -	SPI1_NSS/I2S1_W, SPI2_MOSI/I2S2_SD, USART6_TX, TIM14_CH1_LPTIM2_OUT, UCPD2_FRSTX, EVENTOUT, SP3_NSS	ADC_IN4, DAC1_OUT1, TAMP_IN1_RTC_TS, RTC_OUT1, WKUP2
12 12	F9	22 22	G4 24	M2 PA5 I/O TT_ea -	SPI1_SCK/I2S1_CK, CEC, TIM2_CH1_ETR, USART6_RX, USART3_TX, LPTIM2_ETR, UCPD1_FFRSTX, EVENTOUT	ADC_IN5, DAC1_OUT2
13 13	F7	23 23	F4 25	M3 PA6 I/O FT_ea -	SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BKIN, USART6_CTS_USART3_CTS_TIM16_CH1, USART1_CTS_COMP1_OUT, I2C2_SDA, I2C3_SDA	ADC_IN6
14 14	H9	24 24	E4 26	K5 PA7 I/O FT_a -	SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, USART6_RTS_DE_CK, TIM14_CH1, TIM17_CH1, UCPD1_FFRSTX_COMP2_OUT, I2C2_SCL, I2C3_SCL	ADC_IN7
- -	- G8	25 25	H5 27	L4 PC4 I/O FT_a -	USART3_TX, USART1_RX, TIM2_CH1_ETR, FDCA1_RX	COMP1_INM7, ADC_IN17
- -	- G6	26 26	H6 28	M4 PC5 I/O FT_a -	USART3_RX, USART1_RX, TIM2_CH2, FDCA1_TX	COMP1_INP0, ADC_IN18, WKUP5



**Table 12. Pin assignment and description (continued)**

Pin number	Pin name	Pin type	I/O structure	Note	Alternate functions		Additional functions
					COMP3_INP1, COMP3_INP6, ADC_IN10	COMP3_INP0, ADC_IN8	
15 15 19 19 H7 27 F5 29	LQFP100	UFBGa100			SPI1_NSS/I2S1_WS, TIM3_CH3, TIM1_CH2N, FDCAN2_RX, USART3_RX, LPTIM1_OUT, UCPD1_FRSTX, COMP1_OUT, USART5_TX, LPUART2_CTS		
16 16 20 20 H5 28 G5 30	QFP80	UFBGa64 - N			TIM14_CH1, TIM3_CH4, TIM1_CH3N, FDCAN2_TX, USART3_RTS_DE_CK, LPTIM2_IN1, LPUART1_RTS_DE, COMP3_OUT, USART5_RX, LPUART2_RTS_DE		COMP1_INM6, ADC_IN9
17 - 21 21 G4 29 29 H7 31	QFP64 - GP	QFP64 - N			SPI2_MISO/I2S2_MCK, MCO2, USART3_TX, LPTIM1_OUT, EVENTOUT		COMP1_INP1, COMP3_INM6, ADC_IN10
- - - - - - - -	WLCS52	WLCS52			FT_EA		
16 16 20 20 H5 28 G5 30	LQFP48 / UFGFPN48 - N	QFP48 / UFGFPN48 - GP			FT		LPUART1_RTS_DE
17 - 21 21 G4 29 29 H7 31	QFP32 / UFGFPN32 - GP	QFP32 / UFGFPN32 - N			PE6		-
- - - - - - - -	QFP32 / UFGFPN32 - GP	QFP32 / UFGFPN32 - N			FT		LPUART1_CTS, USART5_CTS
15 15 19 19 H7 27 F5 29	QFP48 / UFGFPN48 - GP	QFP48 / UFGFPN48 - N			PE7		-
16 16 20 20 H5 28 G5 30	QFP64 - GP	QFP64 - N			FT_a		TIM1_ETR, USART5_RTS_DE_CK
17 - 21 21 G4 29 29 H7 31	WLCS52	WLCS52			PE8		COMP3_INP2
- - - - - - - -	LQFP100	UFBGa100			FT_a		COMP3_INM8
15 15 19 19 H7 27 F5 29	QFP80	UFBGa64 - N			PE9		
16 16 20 20 H5 28 G5 30	QFP32 / UFGFPN32 - GP	QFP32 / UFGFPN32 - N			PE10		USART4_RX, TIM1_CH1
17 - 21 21 G4 29 29 H7 31	QFP48 / UFGFPN48 - GP	QFP48 / UFGFPN48 - N			PE11		TIM1_CH2N, USART5_TX
- - - - - - - -	WLCS52	WLCS52			PE12		SPI1_NSS/I2S1_WS, TIM1_CH3N
15 15 19 19 H7 27 F5 29	QFP64 - GP	QFP64 - N			PE13		SPI1_SCK/I2S1_CK, TIM1_CH3
16 16 20 20 H5 28 G5 30	QFP32 / UFGFPN32 - GP	QFP32 / UFGFPN32 - N			PE14		SPI1_MISO/I2S1_MCK, TIM1_CH4, TIM1_BKIN2
17 - 21 21 G4 29 29 H7 31	WLCS52	WLCS52			PE15		SPI1_MOSI/I2S1_SD, TIM1_BKIN

**Table 12. Pin assignment and description (continued)**

Pin number	Pin name	Pin type	I/O structure	Note	Alternate functions		Additional functions			
					FT_fa	FT_fs				
-	22	H3	30	G6	36	M11	PB10	I/O	CEC, LPUART1_RX, TIM2_CH3, USART3_TX, SPI2_SDCK/I2S2_CK, I2C2_SCL, COMP1_OUT	ADC_IN11
-	23	F5	31	H8	37	L11	PB11	I/O	SPI2_MOSI/I2S2_WS, LPUART1_RX, TIM2_CH4, USART3_RX, I2C2_SDA, COMP2_OUT	ADC_IN15
-	24	E6	32	G7	38	K10	PB12	I/O	SPI2_NSS/I2S2_WS, LPUART1_RTS_DE, TIM1_BKIN, FDCAN2_RX, TIM15_BKIN, UCPD2_FRSTX, EVENTOUT, I2C2_SMBA	ADC_IN16
-	25	H1	33	G8	39	M12	PB13	I/O	SPI2_SCK/I2S2_CK, LPUART1_CTS, TIM1_CH1N, FDCAN2_TX, USART3_CTS, TIM15_CH1N, I2C2_SCI, EVENTOUT	-
-	26	G2	34	F6	40	K11	PB14	I/O	SPI2_MISO/I2S2_MCK, UCPD1_FRSTX, TIM1_CH2N, USART3_RTS_DE_CK, TIM15_CH1, I2C2_SDA, EVENTOUT, USART6_RTS_DE_CK	-
-	27	F3	35	F7	41	J10	PB15	I/O	SPI2_MOSI/I2S2_SD, TIM1_CH3N, TIM15_CH1N, TIM15_CH2, EVENTOUT, USART6_CTS	UCPD1_CC2, RTC_REFIN
-	28	F1	36	F8	42	L12	PA8	I/O	SPI2_NSS/I2S2_WS, TIM1_CH1, CRSL_SYNC, LPTIM2_OUT, EVENTOUT, I2C2_SMBA	UCPD1_CC1
18	19	E4	37	E6	43	H10	PA9	I/O	MCO, USART1_TX, TIM1_CH2, UCPD1_MISO/I2S2_MCK, TIM15_BKIN, I2C1_SCL, EVENTOUT, I2C2_SCL	UCPD1_DBCC1
20	-	D5	38	E7	44	J11	PC6	I/O	UCPD1_FRSTX, TIM3_CH1, TIM2_CH3, LPUART2_TX	-
-	31	-	D3	E5	45	K12	PC7	I/O	UCPD2_FRSTX, TIM3_CH2, TIM2_CH4, LPUART2_RX	-



**Table 12. Pin assignment and description (continued)**

Pin number	Pin name	Pin type	I/O structure	Note	Alternate functions		Additional functions
					(1)	(2)	
-	-	-	-	-	40	-	USART3_TX, SPI1_SCK/I2S1_CK, LPTIM1_OUT
-	-	-	-	-	41	-	USART3_RX, SPI1_NSS/I2S1_WS, TIM1_BKIN2
-	-	-	-	-	47	60	MCO
-	-	-	-	-	48	61	USART3_CTS, LPTIM2_ETR
-	-	-	-	-	49	62	-
-	-	-	-	-	50	63	-
-	-	-	-	-	51	64	-
-	-	-	-	-	52	65	-
-	-	-	-	-	53	66	-
-	-	-	-	-	54	67	-
-	-	-	-	-	55	68	-
-	-	-	-	-	56	69	-
-	-	-	-	-	57	70	-
-	-	-	-	-	58	71	-
-	-	-	-	-	59	72	-
-	-	-	-	-	60	73	-
-	-	-	-	-	61	74	-
-	-	-	-	-	62	75	-
-	-	-	-	-	63	76	-
-	-	-	-	-	64	77	-
-	-	-	-	-	65	78	-
-	-	-	-	-	66	79	-
-	-	-	-	-	67	80	-
-	-	-	-	-	68	81	-
-	-	-	-	-	69	82	-
-	-	-	-	-	70	83	-
-	-	-	-	-	71	84	-
-	-	-	-	-	72	85	-
-	-	-	-	-	73	86	-
-	-	-	-	-	74	87	-
-	-	-	-	-	75	88	-
-	-	-	-	-	76	89	-
-	-	-	-	-	77	90	-
-	-	-	-	-	78	91	-
-	-	-	-	-	79	92	-
-	-	-	-	-	80	93	-
-	-	-	-	-	81	94	-
-	-	-	-	-	82	95	-
-	-	-	-	-	83	96	-
-	-	-	-	-	84	97	-
-	-	-	-	-	85	98	-
-	-	-	-	-	86	99	-
-	-	-	-	-	87	100	-
-	-	-	-	-	88	101	-
-	-	-	-	-	89	102	-
-	-	-	-	-	90	103	-
-	-	-	-	-	91	104	-
-	-	-	-	-	92	105	-
-	-	-	-	-	93	106	-
-	-	-	-	-	94	107	-
-	-	-	-	-	95	108	-
-	-	-	-	-	96	109	-
-	-	-	-	-	97	110	-
-	-	-	-	-	98	111	-
-	-	-	-	-	99	112	-
-	-	-	-	-	100	113	-
-	-	-	-	-	101	114	-
-	-	-	-	-	102	115	-
-	-	-	-	-	103	116	-
-	-	-	-	-	104	117	-
-	-	-	-	-	105	118	-
-	-	-	-	-	106	119	-
-	-	-	-	-	107	120	-
-	-	-	-	-	108	121	-
-	-	-	-	-	109	122	-
-	-	-	-	-	110	123	-
-	-	-	-	-	111	124	-
-	-	-	-	-	112	125	-
-	-	-	-	-	113	126	-
-	-	-	-	-	114	127	-
-	-	-	-	-	115	128	-
-	-	-	-	-	116	129	-
-	-	-	-	-	117	130	-
-	-	-	-	-	118	131	-
-	-	-	-	-	119	132	-
-	-	-	-	-	120	133	-
-	-	-	-	-	121	134	-
-	-	-	-	-	122	135	-
-	-	-	-	-	123	136	-
-	-	-	-	-	124	137	-
-	-	-	-	-	125	138	-
-	-	-	-	-	126	139	-
-	-	-	-	-	127	140	-
-	-	-	-	-	128	141	-
-	-	-	-	-	129	142	-
-	-	-	-	-	130	143	-
-	-	-	-	-	131	144	-
-	-	-	-	-	132	145	-
-	-	-	-	-	133	146	-
-	-	-	-	-	134	147	-
-	-	-	-	-	135	148	-
-	-	-	-	-	136	149	-
-	-	-	-	-	137	150	-
-	-	-	-	-	138	151	-
-	-	-	-	-	139	152	-
-	-	-	-	-	140	153	-
-	-	-	-	-	141	154	-
-	-	-	-	-	142	155	-
-	-	-	-	-	143	156	-
-	-	-	-	-	144	157	-
-	-	-	-	-	145	158	-
-	-	-	-	-	146	159	-
-	-	-	-	-	147	160	-
-	-	-	-	-	148	161	-
-	-	-	-	-	149	162	-
-	-	-	-	-	150	163	-
-	-	-	-	-	151	164	-
-	-	-	-	-	152	165	-
-	-	-	-	-	153	166	-
-	-	-	-	-	154	167	-
-	-	-	-	-	155	168	-
-	-	-	-	-	156	169	-
-	-	-	-	-	157	170	-
-	-	-	-	-	158	171	-
-	-	-	-	-	159	172	-
-	-	-	-	-	160	173	-
-	-	-	-	-	161	174	-
-	-	-	-	-	162	175	-
-	-	-	-	-	163	176	-
-	-	-	-	-	164	177	-
-	-	-	-	-	165	178	-
-	-	-	-	-	166	179	-
-	-	-	-	-	167	180	-
-	-	-	-	-	168	181	-
-	-	-	-	-	169	182	-
-	-	-	-	-	170	183	-
-	-	-	-	-	171	184	-
-	-	-	-	-	172	185	-
-	-	-	-	-	173	186	-
-	-	-	-	-	174	187	-
-	-	-	-	-	175	188	-
-	-	-	-	-	176	189	-
-	-	-	-	-	177	190	-
-	-	-	-	-	178	191	-
-	-	-	-	-	179	192	-
-	-	-	-	-	180	193	-
-	-	-	-	-	181	194	-
-	-	-	-	-	182	195	-
-	-	-	-	-	183	196	-
-	-	-	-	-	184	197	-
-	-	-	-	-	185	198	-
-	-	-	-	-	186	199	-
-	-	-	-	-	187	200	-
-	-	-	-	-	188	201	-
-	-	-	-	-	189	202	-
-	-	-	-	-	190	203	-
-	-	-	-	-	191	204	-
-	-	-	-	-	192	205	-
-	-	-	-	-	193	206	-
-	-	-	-	-	194	207	-
-	-	-	-	-	195	208	-
-	-	-	-	-	196	209	-
-	-	-	-	-	197	210	-
-	-	-	-	-	198	211	-
-	-	-	-	-	199	212	-
-	-	-	-	-	200	213	-
-	-	-	-	-	201	214	-
-	-	-	-	-	202	215	-
-	-	-	-	-	203	216	-
-	-	-	-	-	204	217	-
-	-	-	-	-	205	218	-
-	-	-	-	-	206	219	-
-	-	-	-	-	207	220	-
-	-	-	-	-	208	221	-
-	-	-	-	-	209	222	-
-	-	-	-	-	210	223	-
-	-	-	-	-	211	224	-
-	-	-	-	-	212	225	-
-	-	-	-	-	213	226	-
-	-	-	-	-	214	227	-
-	-	-	-	-	215	228	-
-	-	-	-	-	216	229	-
-	-	-	-	-	217	230	-
-	-	-	-	-	218	231	-
-	-	-	-	-	219	232	-
-	-	-	-	-	220	233	-
-	-	-	-	-	221	234	-
-	-	-	-	-	222	235	-
-	-	-	-	-	223	236	-
-	-	-	-	-	224	237	-
-	-	-	-	-	225	238	-
-	-	-	-	-	226	239	-
-	-	-	-	-	227	240	-
-	-	-	-	-	228	241	-
-	-	-	-	-	229	242	-
-	-	-	-	-	230	243	-
-	-	-	-	-	231	244	-
-	-	-	-	-	232	245	-
-	-	-	-	-	233	246	-
-	-	-	-	-	234	247	-
-	-	-	-	-	235	248	-
-	-	-	-	-	236	249	-
-	-	-	-	-	237	250	-
-	-	-	-	-	238	251	-
-	-	-	-	-	239	252	-
-	-	-	-	-	240	253	-
-	-	-	-	-	241	254	-
-	-	-	-	-	242	255	-
-	-	-	-	-	243	256	-
-	-	-	-	-	244	257	-
-	-	-	-	-	245	258	-
-	-	-	-	-	246	259	-
-	-	-	-	-	247	260	-
-	-	-	-	-	248	261	-
-	-	-	-	-	249	262	-
-	-	-	-	-	250	263	-
-	-	-	-	-	251	264	-
-	-	-	-	-	252	265	-
-	-	-	-	-	253	266	-
-	-	-	-	-	254	267	-
-	-	-	-	-	255	268	-
-	-	-	-	-	256	269	-
-	-	-	-	-	257	270	-
-	-	-	-	-	258	271	-
-	-	-	-	-	259	272	-
-	-	-	-	-	260	273	-
-	-	-</td					

**Table 12. Pin assignment and description (continued)**

Pin number	Pin name	Pin type	I/O structure	Note	Additional functions	
					FT_ss	FT_s
24	PA13	I/O	FT_ss	(6)	SWDIO, IR_OUT, USB_NOE, EVENTOUT, LPUART2_RX	-
25	PA14-BOOT0	I/O	FT_s	(6)	SWCLK, USART2_TX, EVENTOUT, LPUART2_TX	BOOT0
26	PA15	I/O	FT_s	-	SPI1_NSS/I2S1_WS, USART2_RX, TIM2_CH1_ETR, MCO2, USART4_RTS_DE CK, USART3_RTS_DE CK, USART_NOE, EVENTOUT, I2C2_SMBAS, SPI3_NSS	-
-	PC8	I/O	FT_s	-	UCPD2_FRSTX, TIM3_CH3, TIM1_CH1, LPUART2_CTS	-
-	PC9	I/O	FT_s	-	I2S_CKIN, TIM3_CH4, TIM1_CH2, LPUART2_RTS_DE, USB_NOE	-
-	PD0	I/O	FT_CS	(4)	EVENTOUT, SPI2_NSS/I2S2_WS, TIM16_CH1, FDI2CAN1_RX	UCPD2_CC1
-	PD1	I/O	FT_DS	(4)	EVENTOUT, SPI2_SCK/I2S2_CK, TIM17_CH1, FDI2CAN1_TX	UCPD2_DBCC1
-	PD2	I/O	FT_CS	(4)	USART3_RTS_DE CK, TIM3_ETR, TIM1_CH1N, USART5_RX	UCPD2_CC2
-	PD3	I/O	FT_DS	(4)	USART2_CTS, SPI2_MISO/I2S2_MCK, TIM1_CH2N, USART5_TX	UCPD2_DBCC2
-	PD4	I/O	FT_s	-	USART2_RTS_DE CK, SPI2_MOSI/I2S2_SD, TIM1_CH3N, USART5_RTS_DE CK	-
-	PD5	I/O	FT	-	USART2_TX, SPI1_MISO/I2S1_MCK, TIM1_BKIN, USART5_CTS	-
-	PD6	I/O	FT	-	USART2_RX, SPI1_MOSI/I2S1_SD, LPTIM2_OUT	-



**Table 12. Pin assignment and description (continued)**

Pin number	Pin name	Pin type	I/O structure	Note	Alternate functions		Additional functions						
					PF13	PF12							
-	-	-	-	-	71	85	B8	PD7	I/O	FT	-	MCO2	-
-	-	-	-	-	86	A8	PF9	I/O	FT	-	USART6_TX	-	
-	-	-	-	-	87	B7	PF10	I/O	FT	-	USART6_RX	-	
-	-	-	-	-	88	A7	PF11	I/O	FT	-	USART6_RTS_DE_CK	-	
-	-	-	-	-	89	B6	PF12	I/O	FT	-	TIM15_CH1, USART6_CTS	-	
-	-	-	-	-	90	A6	PF13	I/O	FT	-	TIM15_CH2	-	
27	-	42	A8	57	57	B4	72	91	A5	PB3	I/O	FT_a	-
28	-	43	B9	58	58	C4	73	92	B5	PB4	I/O	FT_a	-
29	-	44	A10	59	59	D4	74	93	C5	PB5	I/O	FT	-
-	-	-	-	-	-	-	-	75	A4	PE0	I/O	FT	-
-	-	-	-	-	-	-	-	76	B4	PE1	I/O	FT	-
-	-	-	-	-	-	-	-	96	A3	PE2	I/O	FT	-
-	-	-	-	-	-	-	-	77	A2	PE3	I/O	FT	-
-	-	-	-	-	-	-	-	97	97	97	-	TIM3_CH1	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-

**Table 12. Pin assignment and description (continued)**

Pin number	Pin name	Pin type	I/O structure	Note	Additional functions	
					Alternate functions	
30	30	LQFP100	UFBGA100			
31	31	LQFP80	UFBGA64 - N			
32	32	LQFP64 - GP	QFP64 - GP			
1	1	LQFP48 / UFGFPN48 - N	WLCS52			
30	30	LQFP48 / UFGFPN48 - GP	QFP64 - N			
31	31	LQFP32 / UFGFPN32 - N	QFP32 / UFGFPN32 - GP			
32	32	LQFP32 / UFGFPN32 - GP	QFP48 / UFGFPN48 - N			
1	1	48	48	PB6	I/O	FT_fa
31	31	46	46	PB7	I/O	FT_fa
32	32	47	47	PB8	I/O	FT_f
1	1	48	48	PB9	I/O	FT_f

1. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only provides a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:  
 - The speed should not exceed 2 MHz with a maximum load of 30 pF  
 - These GPIOs can be used as current sinks but not as current sources.

2. After an RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers. The RTC registers are not reset upon system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the RM0444 reference manual.
3. RST I/O structure when the PF2-NRST pin is configured as reset (input or input/output mode), FT I/O structure when the PF2-NRST pin is configured as GPIO.
4. Upon reset, a pull-down resistor might be present on PA8, PB15, PD0, or PD2 depending on voltage level on PA9, PA10, PD1, and PD3, respectively. In order to disable this resistor, strobe the UCPD<sub>X</sub>\_STROBE bits in SYSCFG\_G<sub>X</sub>CFG1 register during start-up sequence.
5. Pins PA9/PA10 can be remapped in place of pins PA11/PA12 (default mapping), using SYSCFG\_CFGR1 register.
6. Upon reset, these pins are configured as SW debug alternate functions, and the internal pull-up on PA13 pin and the internal pull-down on PA14 pin are activated.

**Table 13. Port A alternate function mapping (AF0 to AF7)**

<b>Port</b>	<b>AF0</b>	<b>AF1</b>	<b>AF2</b>	<b>AF3</b>	<b>AF4</b>	<b>AF5</b>	<b>AF6</b>	<b>AF7</b>
PA0	SPI2_SCK/ I2S2_CK	USART2_CTS	TIM2_CH1_ETR	-	USART4_TX	LPTIM1_OUT	UCPD2_FRSTX	COMP1_OUT
PA1	SPI1_SCK/ I2S1_CK	USART2_RTS _DE_CK	TIM2_CH2	-	USART4_RX	TIM15_CH1N	I2C1_SMBA	EVENTOUT
PA2	SPI1_MOSI/ I2S1_SD	USART2_TX	TIM2_CH3	-	UCPD1_FRSTX	TIM15_CH1	LPUART1_TX	COMP2_OUT
PA3	SPI2_MISO/ I2S2_MCK	USART2_RX	TIM2_CH4	-	UCPD2_FRSTX	TIM15_CH2	LPUART1_RX	EVENTOUT
PA4	SPI1_NSS/ I2S1_WS	SPI2_MOSI/ I2S2_SD	-	USART6_TX	TIM14_CH1	LPTIM2_OUT	UCPD2_FRSTX	EVENTOUT
PA5	SPI1_SCK/ I2S1_CK	CEC	TIM2_CH1_ETR	USART6_RX	USART3_TX	LPTIM2_ETR	UCPD1_FRSTX	EVENTOUT
PA6	SPI1_MISO/ I2S1_MCK	TIM3_CH1	TIM1_BKIN	USART6_CTS	USART3_CTS	TIM16_CH1	LPUART1_CTS	COMP1_OUT
PA7	SPI1_MOSI/ I2S1_SD	TIM3_CH2	TIM1_CH1N	USART6_RTS _DE_CK	TIM14_CH1	TIM17_CH1	UCPD1_FRSTX	COMP2_OUT
PA8	MCO	SPI2_NSS/ I2S2_WS	TIM1_CH1	-	CRS1_SYNC	LPTIM2_OUT	-	EVENTOUT
PA9	MCO	USART1_TX	TIM1_CH2	-	SPI2_MISO/ I2S2_MCK	TIM15_BKIN	I2C1_SCL	EVENTOUT
PA10	SPI2_MOSI/ I2S2_SD	USART1_RX	TIM1_CH3	MCO2	-	TIM17_BKIN	I2C1_SDA	EVENTOUT
PA11	SPI1_MISO/ I2S1_MCK	USART1_CTS	TIM1_CH4	FDCAN1_RX	-	TIM1_BKIN2	I2C2_SCL	COMP1_OUT
PA12	SPI1_MOSI/ I2S1_SD	USART1_RTS _DE_CK	TIM1_ETR	FDCAN1_TX	-	I2S_CKIN	I2C2_SDA	COMP2_OUT
PA13	SWDIO	IR_OUT	USB_NOE	-	-	-	-	EVENTOUT
PA14	SWCLK	USART2_TX	-	-	-	-	-	EVENTOUT
PA15	SPI1_NSS/ I2S1_WS	USART2_RX	TIM2_CH1_ETR	MCO2	USART4_RTS _DE_CK	USART3_RTS _DE_CK	USB_NOE	EVENTOUT

**Table 14. Port A alternate function mapping (AF8 to AF15)**

<b>Port</b>	<b>AF8</b>	<b>AF9</b>	<b>AF10</b>	<b>AF11</b>	<b>AF12</b>	<b>AF13</b>	<b>AF14</b>	<b>AF15</b>
PA0	-	-	-	-	-	-	-	-
PA1	-	-	-	-	-	-	-	-
PA2	-	-	-	-	-	-	-	-
PA3	-	-	-	-	-	-	-	-
PA4	-	SPI3_NSS	-	-	-	-	-	-
PA5	-	-	-	-	-	-	-	-
PA6	I2C2_SDA	I2C3_SDA	-	-	-	-	-	-
PA7	I2C2_SCL	I2C3_SCL	-	-	-	-	-	-
PA8	I2C2_SMBA	-	-	-	-	-	-	-
PA9	I2C2_SCL	-	-	-	-	-	-	-
PA10	I2C2_SDA	-	-	-	-	-	-	-
PA11	-	-	-	-	-	-	-	-
PA12	-	-	-	-	-	-	-	-
PA13	-	-	LPUART2_RX	-	-	-	-	-
PA14	-	-	LPUART2_TX	-	-	-	-	-
PA15	I2C2_SMBA	SPI3_NSS	-	-	-	-	-	-

**Table 15. Port B alternate function mapping (AF0 to AF7)**

<b>Port</b>	<b>AF0</b>	<b>AF1</b>	<b>AF2</b>	<b>AF3</b>	<b>AF4</b>	<b>AF5</b>	<b>AF6</b>	<b>AF7</b>
PB0	SPI1_NSS/ I2S1_WS	TIM3_CH3	TIM1_CH2N	FDCAN2_RX	USART3_RX	LPTIM1_OUT	UCPD1_FRSTX	COMP1_OUT
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	FDCAN2_TX	USART3_RTS/ DE_CK	LPTIM2_IN1	LPUART1_RTS/ DE	COMP3_OUT
PB2	-	SPI2_MISO/ I2S2_MCK	-	MCO2	USART3_TX	LPTIM1_OUT	-	EVENTOUT
PB3	SPI1_SCK/ I2S1_CK	TIM1_CH2	TIM2_CH2	USART5_TX	USART1_RTS/ DE_CK	-	I2C3_SCL	EVENTOUT
PB4	SPI1_MISO/ I2S1_MCK	TIM3_CH1	-	USART5_RX	USART1_CTS	TIM17_BKIN	I2C3_SDA	EVENTOUT
PB5	SPI1_MOSI/ I2S1_SD	TIM3_CH2	TIM16_BKIN	FDCAN2_RX	-	LPTIM1_IN1	I2C1_SMBA	COMP2_OUT
PB6	USART1_TX	TIM1_CH3	TIM16_CH1N	FDCAN2_TX	SPI2_MISO/ I2S2_MCK	LPTIM1_ETR	I2C1_SCL	EVENTOUT
PB7	USART1_RX	SPI2_MOSI/ I2S2_SD	TIM17_CH1N	-	USART4_CTS	LPTIM1_IN2	I2C1_SDA	EVENTOUT
PB8	CEC	SPI2_SCK/ I2S2_CK	TIM16_CH1	FDCAN1_RX	USART3_TX	TIM15_BKIN	I2C1_SCL	EVENTOUT
PB9	IR_OUT	UCPD2_FRSTX	TIM17_CH1	FDCAN1_TX	USART3_RX	SPI2_NSS/ I2S2_WS	I2C1_SDA	EVENTOUT
PB10	CEC	LPUART1_RX	TIM2_CH3	-	USART3_TX	SPI2_SCK/ I2S2_CK	I2C2_SCL	COMP1_OUT
PB11	SPI2_MOSI/ I2S2_SD	LPUART1_TX	TIM2_CH4	-	USART3_RX	-	I2C2_SDA	COMP2_OUT
PB12	SPI2_NSS/ I2S2_WS	LPUART1_RTS/ DE	TIM1_BKIN	FDCAN2_RX	-	TIM15_BKIN	UCPD2_FRSTX	EVENTOUT
PB13	SPI2_SCK/ I2S2_CK	LPUART1_CTS	TIM1_CH1N	FDCAN2_TX	USART3_CTS	TIM15_CH1N	I2C2_SCL	EVENTOUT

**Table 15. Port B alternate function mapping (AF0 to AF7) (continued)**

<b>Port</b>	<b>AF0</b>	<b>AF1</b>	<b>AF2</b>	<b>AF3</b>	<b>AF4</b>	<b>AF5</b>	<b>AF6</b>	<b>AF7</b>
PB14	SPI2_MISO/ I2S2_MCK	UCPD1_FRSTX	TIM1_CH2N	-	USART3_RTS _DE_CK	TIM15_CH1	I2C2_SDA	EVENTOUT
PB15	SPI2_MOSI/ I2S2_SD	-	TIM1_CH3N	-	TIM15_CH1N	TIM15_CH2	-	EVENTOUT

**Table 16. Port B alternate function mapping (AF8 to AF15)**

<b>Port</b>	<b>AF8</b>	<b>AF9</b>	<b>AF10</b>	<b>AF11</b>	<b>AF12</b>	<b>AF13</b>	<b>AF14</b>	<b>AF15</b>
PB0	USART5_TX	-	LPUART2_CTS	-	-	-	-	-
PB1	USART5_RX	-	LPUART2_RTS _DE	-	-	-	-	-
PB2	-	-	-	-	-	-	-	-
PB3	I2C2_SCL	SPI3_SCK	-	-	-	-	-	-
PB4	I2C2_SDA	SPI3_MISO	-	-	-	-	-	-
PB5	USART5_RTS _DE_CK	SPI3_MOSI	-	-	-	-	-	-
PB6	USART5_CTS	TIM4_CH1	LPUART2_TX	-	-	-	-	-
PB7	-	TIM4_CH2	LPUART2_RX	-	-	-	-	-
PB8	USART6_TX	TIM4_CH3	-	-	-	-	-	-
PB9	USART6_RX	TIM4_CH4	-	-	-	-	-	-
PB10	-	-	-	-	-	-	-	-
PB11	-	-	-	-	-	-	-	-
PB12	I2C2_SMBA	-	-	-	-	-	-	-
PB13	-	-	-	-	-	-	-	-
PB14	USART6_RTS _DE_CK	-	-	-	-	-	-	-
PB15	USART6_CTS	-	-	-	-	-	-	-



**Table 17. Port C alternate function mapping**

<b>Port</b>	<b>AF0</b>	<b>AF1</b>	<b>AF2</b>	<b>AF3</b>	<b>AF4</b>	<b>AF5</b>	<b>AF6</b>	<b>AF7</b>
PC0	LPTIM1_IN1	LPUART1_RX	LPTIM2_IN1	LPUART2_TX	USART6_TX	-	I2C3_SCL	COMP3_OUT
PC1	LPTIM1_OUT	LPUART1_TX	TIM15_CH1	LPUART2_RX	USART6_RX	-	I2C3_SDA	-
PC2	LPTIM1_IN2	SPI2_MISO/ I2S2_MCK	TIM15_CH2	FDCAN2_RX	-	-	-	COMP3_OUT
PC3	LPTIM1_ETR	SPI2_MOSI/ I2S2_SD	LPTIM2_ETR	FDCAN2_TX	-	-	-	-
PC4	USART3_TX	USART1_RX	TIM2_CH1_ETR	FDCAN1_RX	-	-	-	-
PC5	USART3_RX	USART1_RX	TIM2_CH2	FDCAN1_TX	-	-	-	-
PC6	UCPD1_FRSTX	TIM3_CH1	TIM2_CH3	LPUART2_TX	-	-	-	-
PC7	UCPD2_FRSTX	TIM3_CH2	TIM2_CH4	LPUART2_RX	-	-	-	-
PC8	UCPD2_FRSTX	TIM3_CH3	TIM1_CH1	LPUART2_CTS	-	-	-	-
PC9	I2S_CKIN	TIM3_CH4	TIM1_CH2	LPUART2 RTS_ DE	-	-	USB_NOE	-
PC10	USART3_TX	USART4_RX	TIM1_CH3	-	SPI3_SCK	-	-	-
PC11	USART3_RX	USART4_RX	TIM1_CH4	-	SPI3_MISO	-	-	-
PC12	LPTIM1_IN1	UCPD1_FRSTX	TIM14_CH1	USART5_TX	SPI3_MOSI	-	-	-
PC13	-	-	TIM1_BKIN	-	-	-	-	-
PC14	-	-	TIM1_BKIN2	-	-	-	-	-
PC15	OSC32_EN	OSC_EN	TIM15_BKIN	-	-	-	-	-

**Table 18. Port D alternate function mapping**

<b>Port</b>	<b>AF0</b>	<b>AF1</b>	<b>AF2</b>	<b>AF3</b>	<b>AF4</b>	<b>AF5</b>	<b>AF6</b>	<b>AF7</b>
PD0	EVENTOUT	SPI2_NSS/ I2S2_WS	TIM16_CH1	FDCAN1_RX	-	-	-	-
PD1	EVENTOUT	SPI2_SCK/ I2S2_CK	TIM17_CH1	FDCAN1_TX	-	-	-	-
PD2	USART3_RTS _DE_CK	TIM3_ETR	TIM1_CH1N	USART5_RX	-	-	-	-
PD3	USART2_CTS	SPI2_MISO/ I2S2_MCK	TIM1_CH2N	USART5_TX	-	-	-	-
PD4	USART2_RTS _DE_CK	SPI2_MOSI/ I2S2_SD	TIM1_CH3N	USART5_RTS _DE_CK	-	-	-	-
PD5	USART2_TX	SPI1_MISO/ I2S1_MCK	TIM1_BKIN	USART5_CTS	-	-	-	-
PD6	USART2_RX	SPI1_MOSI/ I2S1_SD	LPTIM2_OUT	-	-	-	-	-
PD7	-	-	-	MCO2	-	-	-	-
PD8	USART3_TX	SPI1_SCK/ I2S1_CK	LPTIM1_OUT	-	-	-	-	-
PD9	USART3_RX	SPI1_NSS/ I2S1_WS	TIM1_BKIN2	-	-	-	-	-
PD10	MCO	-	-	-	-	-	-	-
PD11	USART3_CTS	LPTIM2_ETR	-	-	-	-	-	-
PD12	USART3_RTS _DE_CK	LPTIM2_IN1	TIM4_CH1	FDCAN1_RX	-	-	-	-
PD13	-	LPTIM2_OUT	TIM4_CH2	FDCAN1_TX	-	-	-	-
PD14	-	LPUART2_CTS	TIM4_CH3	FDCAN2_RX	-	-	-	-
PD15	CRS1_SYNC	LPUART2 RTS _DE	TIM4_CH4	FDCAN2_TX	-	-	-	-



**Table 19. Port E alternate function mapping**

<b>Port</b>	<b>AF0</b>	<b>AF1</b>	<b>AF2</b>	<b>AF3</b>	<b>AF4</b>	<b>AF5</b>	<b>AF6</b>	<b>AF7</b>
PE0	TIM16_CH1	EVENTOUT	TIM4_ETR	-	-	-	-	-
PE1	TIM17_CH1	EVENTOUT	-	-	-	-	-	-
PE2	-	TIM3_ETR	-	-	-	-	-	-
PE3	-	TIM3_CH1	-	-	-	-	-	-
PE4	-	TIM3_CH2	-	-	-	-	-	-
PE5	-	TIM3_CH3	-	-	-	-	-	-
PE6	-	TIM3_CH4	-	-	-	-	-	-
PE7	-	TIM1_ETR	-	USART5_RTS_D E_CK	-	-	-	-
PE8	USART4_TX	TIM1_CH1N	-	-	-	-	-	-
PE9	USART4_RX	TIM1_CH1	-	-	-	-	-	-
PE10	-	TIM1_CH2N	-	USART5_TX	-	-	-	-
PE11	-	TIM1_CH2	-	USART5_RX	-	-	-	-
PE12	SPI1 NSS/ I2S1_WS	TIM1_CH3N	-	-	-	-	-	-
PE13	SPI1_SCK/ I2S1_CK	TIM1_CH3	-	-	-	-	-	-
PE14	SPI1_MISO/I2S1 _MCK	TIM1_CH4	TIM1_BK2	-	-	-	-	-
PE15	SPI1_MOSI/I2S1 _SD	TIM1_BK	-	-	-	-	-	-

**Table 20. Port F alternate function mapping**

<b>Port</b>	<b>AF0</b>	<b>AF1</b>	<b>AF2</b>	<b>AF3</b>	<b>AF4</b>	<b>AF5</b>	<b>AF6</b>	<b>AF7</b>
PF0	CRS1_SYNC	EVENTOUT	TIM14_CH1	-	-	-	-	-
PF1	OSC_EN	EVENTOUT	TIM15_CH1IN	-	-	-	-	-
PF2	MCO	LPUART2_TX	-	LPUART2_RTS _DE	-	-	-	-
PF3	-	LPUART2_RX	-	USART6_RTS _DE_CK	-	-	-	-
PF4	-	LPUART1_TX	-	-	-	-	-	-
PF5	-	LPUART1_RX	-	-	-	-	-	-
PF6	-	LPUART1_RTS _DE	-	-	-	-	-	-
PF7	-	LPUART1_CTS	-	USART5_CTS	-	-	-	-
PF8	-	-	-	-	-	-	-	-
PF9	-	-	-	USART6_TX	-	-	-	-
PF10	-	-	-	USART6_RX	-	-	-	-
PF11	-	-	-	USART6_RTS _DE_CK	-	-	-	-
PF12	TIM15_CH1	-	-	USART6_CTS	-	-	-	-
PF13	TIM15_CH2	-	-	-	-	-	-	-

