PRODUCT PREVIEW



INA260

Precision Digital Current and Power Monitor with Low-Drift, Precision Integrated Shunt

Features

- Precision Integrated Shunt Resistor:
 - 15-A Continuous from –40°C to +85°C
 - 0°C to +125°C Temperature Coefficient:
 - 10 ppm/°C
- Senses Bus Voltages From 0 V to 36 V
- High-Side or Low-Side Sensing
- Reports Current, Voltage, and Power
- High Accuracy:
 - 0.1% Gain Error (max)
 - 5-mA Offset (max)
- Configurable Averaging Options
- 16 Programmable Addresses
- Operates from a 2.7-V to 5.5-V Power Supply
- 16-Pin, TSSOP Package

Applications

- Servers
- Telecom Equipment
- Computing
- **Power Management**
- **Battery Chargers**
- **Power Supplies**
- Test Equipment

3 Description

Tools &

Software

The INA260 is an integrated shunt, digital-output, current, power, and voltage monitor with an I²C or SMBus™-compatible interface. This device integrates an precision shunt resistor to enable high-accuracy current and power measurements at common-mode voltages that can vary from 0 V to 36 V, independent of the supply voltage. The device is a bidirectional, or high-side, current-shunt monitor measures current flowing in both directions through the internal current-sensing resistor sensor. The integration of the precision current-sensing resistor calibration-equivalent provides measurement accuracy with ultra-low temperature drift performance and ensures that an optimized Kelvin layout for the sensing resistor is always obtained.

The INA260 features up to 16 programmable addresses on the I²C-compatible interface. The digital interface allows programmable alert thresholds, analog-to-digital converter (ADC) conversion times, and averaging. To facilitate ease of use, an internal multiplier enables direct readouts of current in amperes and power in watts.

The device operates from a single 2.7-V to 5.5-V supply, drawing 330 μA (typical) of supply current. The INA260 is specified over the operating temperature range between -40°C and +125°C and is available in the 16-pin TSSOP package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
INA260	TSSOP (16)	5.00 mm x 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

High-Side Sensing Application






Table of Contents

1	Features 1	8.5 Programming1
2	Applications 1	8.6 Register Maps1
3	Description 1	9 Application and Implementation 23
4	Revision History2	9.1 Application Information23
5	Related Products	9.2 Typical Application
6	Pin Configuration and Functions4	10 Power Supply Recommendations 24
7	Specifications	11 Layout 24
′	7.1 Absolute Maximum Ratings 5	11.1 Layout Guidelines24
	7.1 Absolute Waximum Ratings	11.2 Layout Example2
	7.3 Recommended Operating Conditions	12 Device and Documentation Support 26
	7.4 Thermal Information	12.1 Device Support20
	7.5 Electrical Characteristics	12.2 Receiving Notification of Documentation Updates 2
8	Detailed Description8	12.3 Community Resources2
Ü	8.1 Overview	12.4 Trademarks2
	8.2 Functional Block Diagram	12.5 Electrostatic Discharge Caution
	8.3 Feature Description	12.6 Glossary2
	8.4 Device Functional Modes	13 Mechanical, Packaging, and Orderable Information20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (July 2016) to Revision A

Page




5 Related Products

DEVICE	DESCRIPTION
INA209	Current/Power Monitor with Watchdog, Peak-Hold, and Fast Comparator Functions
INA210, INA211, INA212, INA213, INA214	Zerø-Drift, Low-Cost, Analog Current Shunt Monitor Series in Small Package
INA219	Zerø-Drift, Bi-Directional Current Power Monitor with Two-Wire Interface
INA220	High or Low Side, Bi-Directional Current/Power Monitor with Two-Wire Interface



6 Pin Configuration and Functions



Pin Functions

	IN HO		DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
A0	5	Digital input	Address pin. Connect to GND, SCL, SDA, or VS. Table 2 shows pin settings and corresponding addresses.		
A1	4	Digital input	Address pin. Connect to GND, SCL, SDA, or VS. Table 2 shows pin settings and corresponding addresses.		
Alert	7	Digital output	Multi-functional alert, open-drain output.		
GND	6, 11	Analog	Ground		
IN+	1,2,3	Analog input	Connect to supply for high side current sensing or to load ground for low side sensing.		
IN-	14,15,16	Analog input	Connect to load for high side current sensing or to board ground for low side sensing.		
NC	13	-	No internal connection.		
SCL	9	Digital input	Serial bus clock line input		
SDA	8	Digital I/O	Serial bus data line, open-drain input/output		
VBUS	12	Analog input	Bus voltage input		
VS	10	Analog	Power supply, 2.7 V to 5.5 V.		



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Analog input current	Continuous		±15	Α
Analog inputs: IN+, IN-	Common-mode (V _{IN+} + V _{IN-}) / 2	-0.3	40	V
	Supply, V _{VS}		6	V
	VBUS pin	-0.3	40	
Voltage	Serial data	GND - 0.3	6	.,
	Serial clock	GND - 0.3	V _{VS} + 0.3	V
	Address Pins, A0, A1	GND - 0.3	$V_{VS} + 0.3$	
	Input current into any pin, except IN+, IN-		5	mA
	Open-drain digital output current, I _{OUT}		10	mA
Tomporatura	Junction, T _J		150	°C
Temperature	Storage, T _{stg}	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
1/	Clastrostatia diseberge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{CM}	Common-mode input voltage	0	36	V
V_{VS}	Operating supply voltage	2.7	5.5	٧
T_A	Operating free-air temperature	-40	125	°C

7.4 Thermal Information

		INA260	
	THERMAL METRIC ⁽¹⁾	DGS (VSSOP	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	104.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	48.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	48	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: INA260



7.5 Electrical Characteristics

at $T_A = 25$ °C, $V_{VS} = 3.3$ V, $V_{IN+} = 12$ V, $V_{SENSE} = (V_{IN+} - V_{IN-}) = 0$ mV and $V_{VBLIS} = 12$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT					<u>'</u>	
V _{CM}	Common-mode input range		0		36	V
	Bus voltage input range ⁽¹⁾		0		36	V
CMRR	Common-mode rejection	0 V ≤ V _{IN+} ≤ 36 V	126	140		dB
Vos	Current sense offset, RTI ⁽²⁾			±1.25	±5	mA
	Current sense offset drift, RTI ⁽²⁾	–40°C ≤ T _A ≤ 125°C		10	50	μΑ/°C
PSRR	Current sense offset voltage, RTI ⁽²⁾ vs power supply	2.7 V ≤ VS ≤ 5.5 V		1.25		mA/V
Vos	Bus offset voltage, RTI ⁽²⁾			±1.25	±7.5	mV
	Bus offset voltage, RTI ⁽²⁾ vs temperature	-40°C ≤ T _A ≤ 125°C		10	40	μV/°C
PSRR	Bus offset voltage, RTI ⁽²⁾ vs power supply			0.5		mV/V
I _B	Input bias current (I _{IN+} , I _{IN-} pins)	I _{SENSE} = 0A		10		μΑ
	VBUS input impedance			830		kΩ
	Input leakage ⁽³⁾	(IN+ pin) + (IN- pin), power-down mode		0.1	0.5	μΑ
DC ACCI	URACY				•	
		$I_{SENSE} = -15 \text{ A to } 15 \text{ A}, T_A = 25^{\circ}\text{C}$		0.05%	0.15%	
	System gain error	$I_{SENSE} = -10 \text{ A to } 10 \text{ A},$ -40°C \le T _A \le 125°C		0.2%	0.5%	
		–40°C ≤ T _A ≤ 125°C		10	35	ppm/°C
	Bus voltage gain error			0.02%	0.1%	
	Bus voltage gain error vs temperature	–40°C ≤ T _A ≤ 125°C		10	50	ppm/°C
INTEGRA	ATED ADC					
	ADC native resolution			16		Bits
		Current		1.25		mA
	1-LSB step size	Bus voltage		1.25		mV
		Power		10		mW
		CT bit = 000		140	154	
		CT bit = 001		204	224	
		CT bit = 010		332	365	μs
	ADC conversion time	CT bit = 011		588	646	
t _{CT}	ADC conversion time	CT bit = 100		1.1	1.21	
		CT bit = 101		2.116	2.328	
		CT bit = 110		4.156	4.572	ms
		CT bit = 111		8.244	9.068	
	Differential nonlinearity			±0.1		LSB

⁽¹⁾ Although the input range is 36 V, the full-scale range of the ADC scaling is 40.96 V; see the *Basic ADC Functions* section. Do not apply more than 36 V.

Submit Documentation Feedback

⁽²⁾ RTI = Referred-to-input.

⁽³⁾ Input leakage is positive (current flowing into the pin) for the conditions shown at the top of this table. Negative leakage currents can occur under different input conditions.



Electrical Characteristics (continued)

at $T_A = 25$ °C, $V_{VS} = 3.3$ V, $V_{IN+} = 12$ V, $V_{SENSE} = (V_{IN+} - V_{IN-}) = 0$ mV and $V_{VBUS} = 12$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTEGR	ATED SHUNT					
	Package resistance	IN+ to IN-		4.5		mΩ
	Maximum continuous current	-40°C ≤ T _A ≤ 85°C			±15	Α
	Shunt short time overload	I _{SENSE} = 30 A for 5 seconds		±0.05%		
	Shunt thermal shock	-65°C ≤ T _A ≤ 150°C, 500 cycles		±0.1%		
	Shunt resistance to solder heat	260°C solder, 10 s		±0.1%		
	Shunt high temperature exposure	1000 hours, T _A = 150°C		±0.15%		
	Shunt cold temperature storage	24 hours, T _A = -65°C		±0.025%		
SMBus						
	SMBus timeout (4)			28	35	ms
DIGITAL	. INPUT/OUTPUT					
	Input capacitance			3		pF
	Leakage input current	$0 \text{ V} \le V_{SCL} \le V_{VS}, 0 \text{ V} \le V_{SDA} \le V_{VS}, \\ 0 \text{ V} \le V_{Alert} \le V_{VS}, 0 \text{ V} \le V_{A0} \le V_{VS}, \\ 0 \text{ V} \le V_{A1} \le V_{VS}$		0.1	1	μΑ
V _{IH}	High-level input voltage		0.7 × V _{VS}		6	V
V_{IL}	Low-level input voltage		-0.5		0.3 × V _{VS}	V
V_{OL}	Low-level output voltage, SDA, alert	I _{OL} = 3 mA	0		0.4	V
	Hysteresis			500		mV
POWER	SUPPLY					
	Operating supply range		2.7		5.5	V
IQ	Quiescent current			330	420	μA
	Quiescent current, power-down (shutdown) mode			0.5	2	μΑ
V_{POR}	Power-on reset threshold			2		V
		The state of the s				

⁽⁴⁾ SMBus timeout in the INA260 resets the interface any time SCL is low for more than 28 ms.




8 Detailed Description

8.1 Overview

The INA260 is an integrated shunt digital current sense amplifier with an I²C- and SMBus-compatible interface. It provides digital current, voltage, and power readings necessary for accurate decision-making in precisely-controlled systems. Programmable registers allow flexible configuration for measurement resolution as well as continuous-versus-triggered operation. Detailed register information appears at the end of this data sheet, beginning with Table 4. See the *Functional Block Diagram* section for a block diagram of the INA260 device.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Integrated Shunt Resistor

The INA260 features a precise, low-drift, current-sensing resistor to allow for precision measurements over the entire specified temperature range of -40°C to 125°C. The integrated current-sensing resistor ensures measurement stability over temperature as well as improving layout and board constraint difficulties common in high precision measurements.

The onboard current-sensing resistor is designed as a 4-wire (or Kelvin) connected resistor that enables accurate measurements through a force-sense connection. The Kelvin connections to the shunt are done internally eliminating many of the parasitic impedances commonly found in typical very-low sensing-resistor level measurements. Although the shunt resistor can be accessed via the IN+ and IN- pins, this resistor is not intended to be used as a stand-alone component. The INA260 is internally calibrated to ensure that the current-sensing resistor and current-sensing amplifier are both precisely matched to one another. To achieve the optimized system gain specification, the onboard sensing resistor must be used with the internal current-sensing amplifier.

The INA260 has approximately 4.5 m Ω of total resistance between the IN+ and IN- pins. 2 m Ω of this total package resistance is a precisely-controlled resistance from the Kelvin-connected current-sensing resistor used by the amplifier. The power dissipation requirements of the system and package are based on the total 4.5-m Ω package resistance. The heat dissipated across the package when current flows through the device ultimately determines the maximum current that can be safely handled by the package. The current consumption of the silicon is relatively low, leaving the total package resistance carrying the high load current as the primary contributor to the total power dissipation of the package. The maximum safe-operating current level is set to ensure that the heat dissipated across the package is limited so that no damage to the resistor or the package itself occurs or that the internal junction temperature of the silicon does not exceed a 150°C limit.

Submit Documentation Feedback



External factors (such as ambient temperature, external air flow, and PCB layout) can contribute to how effectively the heat developed as a result of the current flowing through the total package resistance can be removed from within the device. Under the conditions of no air flow, a maximum ambient temperature of 85°C, and 1-oz. copper input power planes, the INA260 can accommodate continuous current levels up to 15 A. As shown in Figure 1, the current handling capability is derated at temperatures above the 85°C level with safe operation up to 10 A at a 125°C ambient temperature. With air flow and larger 2-oz. copper input power planes, the INA260 can safely accommodate continuous current levels up to 15 A over the entire -40°C to 125°C temperature range.




Figure 1. Maximum Current vs Temperature

8.3.2 Short-Circuit Duration

The INA260 features a physical shunt resistance that is able to withstand current levels higher than the continuous handling limit of 15 A without sustaining damage to the current-sensing resistor or the current-sensing amplifier if the excursions are very brief. Figure 2 shows the short-circuit duration curve for the INA260.




Figure 2. Short-Circuit Duration

8.3.3 Basic ADC Functions

The INA260 device performs two measurements on the power-supply bus of interest. The current which is internally calculated by measuring the voltage developed across an known internal shunt resistor, and the power supply bus voltage from the external VBUS pin to ground.

The device is typically powered by a separate supply that can range from 2.7 V to 5.5 V. The bus that is being monitored can range in voltage from 0 V to 36 V. Based on the fixed 1.25-mV LSB for the Bus Voltage Register that a full-scale register results in a 40.96 V value.



NOTE Do not apply more than 36 V of actual voltage to the input pins.

There are no special considerations for power-supply sequencing because the common-mode input range and power-supply voltage are independent of each other; therefore, the bus voltage can be present with the supply voltage off, and vice-versa.

The device has two operating modes, continuous and triggered, that determine how the ADC operates following these conversions. When the device is in the normal operating mode (that is, MODE bits of the Configuration Register (00h) are set to '111'), it continuously converts an internal shunt voltage reading followed by a bus voltage reading. After the measurement of the internal shunt voltage reading, the current value is calculated. This current value is then used to calculate the power result. These values are subsequently stored in an accumulator, and the measurement/calculation sequence repeats until the number of averages set in the Configuration Register (00h) is reached. Following every sequence, the present set of values measured and calculated are appended to previously collected values. After all of the averaging has been completed, the final values for bus voltage, current, and power are updated in the corresponding registers that can then be read. These values remain in the data output registers until they are replaced by the next fully completed conversion results. Reading the data output registers does not affect a conversion in progress.

The mode control in the Configuration Register (00h) also permits selecting modes to convert only the current or the bus voltage in order to further allow the user to configure the monitoring function to fit the specific application requirements.

All current and power calculations are performed in the background and do not contribute to conversion time.

In triggered mode, writing any of the triggered convert modes into the Configuration Register (00h) (that is, MODE bits of the Configuration Register (00h) are set to '001', '010', or '011') triggers a single-shot conversion. This action produces a single set of measurements; thus, to trigger another single-shot conversion, the Configuration Register (00h) must be written to a second time, even if the mode does not change.

In addition to the two operating modes (continuous and triggered), the device also has a power-down mode that reduces the quiescent current and turns off current into the device inputs, reducing the impact of supply drain when the device is not being used. Full recovery from power-down mode requires 40µs. The registers of the device can be written to and read from while the device is in power-down mode. The device remains in power-down mode until one of the active modes settings are written into the Configuration Register (00h).

Although the device can be read at any time, and the data from the last conversion remain available, the Conversion Ready flag bit (Mask/Enable Register, CVRF bit) is provided to help coordinate one-shot or triggered conversions. The Conversion Ready flag (CVRF) bit is set after all conversions, averaging, and multiplication operations are complete.


The Conversion Ready flag (CVRF) bit clears under these conditions:

- Writing to the Configuration Register (00h), except when configuring the MODE bits for power-down mode; or
- Reading the Mask/Enable Register (06h)

8.3.3.1 Power Calculation

The Power is calculated following current and bus voltage measurements; see Figure 3. Again, these calculations are performed in the background and do not add to the overall conversion time. These current and power values are considered intermediate results (unless the averaging is set to 1) and are stored in an internal accumulation register, not the corresponding output registers. Following every measured sample, the newly-calculated values for current and power are appended to this accumulation register until all of the samples have been measured and averaged based on the number of averages set in the Configuration Register (00h).





NOTE: I = current, V = voltage, and P = power.

Figure 3. Power Calculation Scheme

In addition to the current and power accumulating after every sample, the bus voltage measurement is also collected. After all of the samples have been measured and the corresponding current and power calculations have been made, the accumulated average for each of these parameters is then loaded to the corresponding output registers, where they can be read.

8.3.3.2 Alert Pin

The INA260 has a single Alert Limit Register (07h), that allows the Alert pin to be programmed to respond to a single user-defined event or to a Conversion Ready notification if desired. The Mask/Enable Register allows the user to select from one of the five available functions to monitor and/or set the Conversion Ready bit to control the response of the Alert pin. Based on the function being monitored, the user would then enter a value into the Alert Limit Register to set the corresponding threshold value that asserts the Alert pin.

The Alert pin allows for one of several available alert functions to be monitored to determine if a user-defined threshold has been exceeded. The five alert functions that can be monitored are:

- Shunt Over Current-Limit (OCL)
- Shunt Under Current-Limit (UCL)
- Bus Voltage Over-Limit (BOL)
- Bus Voltage Under-Limit (BUL)
- Power Over-Limit (POL)

The Alert pin is an open-drain output. This pin is asserted when the alert function selected in the Mask/Enable Register exceeds the value programmed into the Alert Limit Register. Only one of these alert functions can be enabled and monitored at a time. If multiple alert functions are enabled, the selected function in the highest significant bit position takes priority and responds to the Alert Limit Register value. For example, if the shunt over and under current limit functions are both selected, the Alert pin asserts when the shunt current exceeds the value in the Alert Limit Register.

The Conversion Ready state of the device can also be monitored at the Alert pin to inform the user when the device has completed the previous conversion and is ready to begin a new conversion. Conversion Ready can be monitored at the Alert pin along with one of the alert functions. If an alert function and the Conversion Ready are both enabled to be monitored at the Alert pin, after the Alert pin is asserted, the Mask/Enable Register must be read following the alert to determine the source of the alert. By reading the Conversion Ready Flag (CVRF, bit 3), and the Alert Function Flag (AFF, bit 4) in the Mask/Enable Register, the source of the alert can be determined. If the Conversion Ready feature is not desired and the CNVR bit is not set, the Alert pin only responds to an exceeded alert limit based on the alert function enabled.

If the alert function is not used, the Alert pin can be left floating without impacting the operation of the device.

Product Folder Links: INA260



Refer to Figure 3 to see the relative timing of when the value in the Alert Limit Register is compared to the corresponding converted value. For example, if the alert function that is enabled is Shunt Overcurrent-Limit (OCL), following every shunt current conversion the value in the Alert Limit Register is compared to the measured shunt voltage to determine if the measurements has exceeded the programmed limit. The AFF, bit 4 of the Mask/Enable Register, asserts high any time the measured voltage exceeds the value programmed into the Alert Limit Register. In addition to the AFF being asserted, the Alert pin is asserted based on the Alert Polarity Bit (APOL, bit 1 of the Mask/Enable Register). If the Alert Latch is enabled, the AFF and Alert pin remain asserted until either the Configuration Register (00h) is written to or the Mask/Enable Register is read.

The Bus Voltage alert functions compare the measured bus voltage to the Alert Limit Register following every bus voltage conversion and assert the AFF bit and Alert pin if the limit threshold is exceeded.

The Power Over-Limit alert function is also compared to the calculated power value following every bus voltage measurement conversion and asserts the AFF bit and Alert pin if the limit threshold is exceeded.

8.4 Device Functional Modes

8.4.1 Averaging and Conversion Time Considerations

The INA260 device offers programmable conversion times (t_{CT}) for both the shunt voltage and bus voltage measurements. The conversion times for these measurements can be selected from as fast as 140 μ s to as long as 8.244 ms. The conversion time settings, along with the programmable averaging mode, allow the device to be configured to optimize the available timing requirements in a given application. For example, if a system requires that data be read every 5ms, the device could be configured with the conversion times set to 588 μ s for both shunt and bus voltage measurements and the averaging mode set to 4. This configuration results in the data updating approximately every 4.7ms. The device could also be configured with a different conversion time setting for the shunt and bus voltage measurements. This type of approach is common in applications where the bus voltage tends to be relatively stable. This situation can allow for the time focused on the bus voltage measurement to be reduced relative to the shunt voltage measurement. The shunt voltage conversion time could be set to 4.156 ms with the bus voltage conversion time set to 588 μ s, with the averaging mode set to 1. This configuration also results in data updating approximately every 4.7 ms.

There are trade-offs associated with the settings for conversion time and the averaging mode used. The averaging feature can significantly improve the measurement accuracy by effectively filtering the signal. This approach allows the device to reduce any noise in the measurement that may be caused by noise coupling into the signal. A greater number of averages enables the device to be more effective in reducing the noise component of the measurement.

The conversion times selected can also have an impact on the measurement accuracy. Figure 4 shows multiple conversion times to illustrate the impact of noise on the measurement. In order to achieve the highest accuracy measurement possible, use a combination of the longest allowable conversion times and highest number of averages, based on the timing requirements of the system.




Figure 4. Noise vs Conversion Time

2 Submit Documentation Feedback



8.5 Programming

8.5.1 Calculating Returned Values

The LSB size for the Bus Voltage Register (02h), Current Register, and Power Register are fixed and are shown in Table 1. To calculate any of the values for current, voltage or power take the decimal value returned by the device and multiply that value by the LSB size. For example, the LSB for the bus voltage is 1.25 mV/bit, if the device returns a decimal value of 9584 (2570h), the value of the bus voltage is calculated to be 1.25mV x 9584 = 11.98V.

Table 1. Calculating Current and Power⁽¹⁾

REGISTER NAME	ADDRESS	CONTENTS	DEC	LSB	VALUE
Bus Voltage Register	02h	2570h	9584	1.25 mV	11.98 V
Current Register	04h	2710	10000	1.25 mA	12.5 A
Power Register	03h	3A7Fh	14975	10 mW	149.75 W

⁽¹⁾ Conditions: Load = 12.5 A, V_{CM} = 11.98 V.

8.5.2 Default Settings

The default power-up states of the registers are shown in the *Register Maps* section of this data sheet. These registers are volatile, and if programmed to a value other than the default values shown in Table 4, they must be re-programmed at every device power-up.

8.5.3 Bus Overview

The INA260 offers compatibility with both I²C and SMBus interfaces. The I²C and SMBus protocols are essentially compatible with one another.

The I²C interface is used throughout this data sheet as the primary example, with SMBus protocol specified only when a difference between the two systems is discussed. Two lines, SCL and SDA, connect the device to the bus. Both SCL and SDA connect to the bus and require external pull-up resistors.

The device that initiates a data transfer is called a *master*, and the devices controlled by the master are *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates START and STOP conditions.

To address a specific device, the master initiates a start condition by pulling the data signal line (SDA) from a high to a low logic level while SCL is high. All slaves on the bus shift in the slave address byte on the rising edge of SCL, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA low.

Data transfer is then initiated and eight bits of data are sent, followed by an *Acknowledge* bit. During data transfer, SDA must remain stable while SCL is high. Any change in SDA while SCL is high is interpreted as a start or stop condition.

After all data have been transferred, the master generates a stop condition, indicated by pulling SDA from low to high while SCL is high. The device includes a 28 ms timeout on its interface to prevent locking up the bus.



8.5.3.1 Serial Bus Address

To communicate with the device, the master must first address the INA260 via a slave address byte. The slave address byte consists of seven address bits and a direction bit that indicates whether the action is to be a read or write operation.

The device has two address pins, A0 and A1. Table 2 lists the pin logic levels for each of the 16 possible addresses. The device samples the state of pins A0 and A1 on every bus communication. Establish the pin states before any activity on the interface occurs.

A1 Α0 **SLAVE ADDRESS GND** GND 1000000 ٧S GND 1000001 **SDA** GND 1000010 **GND** SCL 1000011 VS **GND** 1000100 ٧S VS 1000101 ٧S SDA 1000110 SCL ٧S 1000111 SDA GND 1001000 VS SDA 1001001 SDA SDA 1001010 SCL SDA 1001011 SCL GND 1001100 VS SCL 1001101 SDA SCL 1001110 SCL SCL 1001111

Table 2. Address Pins and Slave Addresses

8.5.3.2 Serial Interface

The INA260 operates only as a slave device on both the I²C bus and the SMBus. Connections to the bus are made via the open-drain SDA and SCL lines. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. Although the device integrates spike suppression into the digital I/O lines, proper layout techniques help minimize the amount of coupling into the communication lines. This noise introduction could occur from capacitively coupling signal edges between the two communication lines themselves or from other switching noise sources present in the system. Routing traces in parallel with ground in between layers on a printed circuit board (PCB) typically reduces the effects of coupling between the communication lines. Shielded communication lines reduces the possibility of unintended noise coupling into the digital I/O lines that could be incorrectly interpreted as start or stop commands.

The INA260 supports the transmission protocol for fast mode (1 kHz to 400 kHz) and high-speed mode (1 kHz to 2.94 MHz). All data bytes are transmitted most significant byte first.

8.5.3.3 Writing to and Reading from the INA260

Accessing a specific register on the INA260 is accomplished by writing the appropriate value to the register pointer. Refer to Table 4 for a complete list of registers and corresponding addresses. The value for the register pointer (as shown in Figure 8) is the first byte transferred after the slave address byte with the R/W bit low. Every write operation to the device requires a value for the register pointer.

Writing to a register begins with the first byte transmitted by the master. This byte is the slave address, with the R/W bit low. The device then acknowledges receipt of a valid address. The next byte transmitted by the master is the address of the register which data is written to. This register address value updates the register pointer to the desired register. The next two bytes are written to the register addressed by the register pointer. The device acknowledges receipt of each data byte. The master may terminate data transfer by generating a start or stop condition.

Submit Documentation Feedback




When reading from the device , the last value stored in the register pointer by a write operation determines which register is read during a read operation. To change the register pointer for a read operation, a new value must be written to the register pointer. This write is accomplished by issuing a slave address byte with the R/W bit low, followed by the register pointer byte. No additional data are required. The master then generates a start condition and sends the slave address byte with the R/W bit high to initiate the read command. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the register pointer. This byte is followed by an *Acknowledge* from the master; then the slave transmits the least significant byte. The master acknowledges receipt of the data byte. The master may terminate data transfer by generating a *Not-Acknowledge* after receiving any data byte, or generating a start or stop condition. If repeated reads from the same register are desired, it is not necessary to continually send the register pointer bytes; the device retains the register pointer value until it is changed by the next write operation.

Figure 5 shows the write operation timing diagram. Figure 6 shows the read operation timing diagram.


NOTE

Register bytes are sent most-significant byte first, followed by the least significant byte.



(1) The value of the Slave Address byte is determined by the settings of the A0 and A1 pins. Refer to Table 2.

Figure 5. Timing Diagram for Write Word Format




- (1) The value of the Slave Address byte is determined by the settings of the A0 and A1 pins. Refer to Table 2.
- (2) Read data is from the last register pointer location. If a new register is desired, the register pointer must be updated. See Figure 8.
- (3) ACK by Master can also be sent.

Figure 6. Timing Diagram for Read Word Format


Figure 7 provides a timing diagram for the SMBus Alert response operation. Figure 8 illustrates a typical register pointer configuration.





(1) The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 2.

Figure 7. Timing Diagram for SMBus ALERT Responce



(1) The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 2.

Figure 8. Typical Register Pointer Set

8.5.3.3.1 High-Speed I²C Mode

When the bus is idle, both the SDA and SCL lines are pulled high by the pullup resistors. The master generates a start condition followed by a valid serial byte containing high-speed (HS) master code 00001XXX. This transmission is made in fast (400 kHz) or standard (100 kHz) (F/S) mode at no more than 400 kHz. The device does not acknowledge the HS master code, but does recognize it and switches its internal filters to support 2.94 MHz operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 2.94 MHz are allowed. Instead of using a stop condition, use repeated start conditions to secure the bus in HS-mode. A stop condition ends the HS-mode and switches all the internal filters of the device to support the F/S mode.




Figure 9. Bus Timing Diagram

Submit Documentation Feedback



Table 3. Bus Timing Diagram Definitions⁽¹⁾

		FAST	MODE	HIGH-SPE	ED MODE	
PARAMETER		MIN	MAX	MIN	MAX	UNIT
SCL operating frequency	f _(SCL)	0.001	0.4	0.001	2.94	MHz
Bus free time between stop and start conditions	t _(BUF)	600		160		ns
Hold time after repeated START condition. After this period, the first clock is generated.	t _(HDSTA)	100		100		ns
Repeated start condition setup time	t _(SUSTA)	100		100		ns
STOP condition setup time	t _(SUSTO)	100		100		ns
Data hold time	t _(HDDAT)	10	900	10	100	ns
Data setup time	t _(SUDAT)	100		20		ns
SCL clock low period	$t_{(LOW)}$	1300		200		ns
SCL clock high period	t _(HIGH)	600		60		ns
Data fall time	t _F		300		80	ns
Clock fall time	t _F		300		40	ns
Clock rise time	t _R		300		40	ns
Clock/data rise time for SCLK ≤ 100kHz	t_R		1000			ns

⁽¹⁾ Values based on a statistical analysis of a one-time sample of devices. Minimum and maximum values are not guaranteed and not production tested.

8.5.3.4 SMBus Alert Response

When SMBus Alerts are latached, the INA260 is designed to respond to the SMBus Alert Response address. The SMBus Alert Response provides a quick fault identification for simple slave devices. When an Alert occurs, the master can broadcast the Alert Response slave address (0001 100) with the Read/Write bit set high. Following this Alert Response, any slave device that generates an alert identifies itself by acknowledging the Alert Response and sending its address on the bus.

The Alert Response can activate several different slave devices simultaneously, similar to the I²C General Call. If more than one slave attempts to respond, bus arbitration rules apply. The losing device does not generate an Acknowledge and continues to hold the Alert line low until the interrupt is cleared. The winning device responds with its address and relases the SMBus alert line.



8.6 Register Maps

The INA260 uses a bank of registers for holding configuration settings, measurement results, minimum/maximum limits, and status information. Table 4 summarizes the device registers; refer to the *Functional Block Diagram* section for an illustration of the registers.

Table 4. Register Set Summary

POINTER ADDRESS			POWER-ON RES	SET	
HEX	REGISTER NAME	FUNCTION	BINARY	HEX	TYPE ⁽¹⁾
00h	Configuration Register	All-register reset, shunt voltage and bus voltage ADC conversion times and averaging, operating mode.	01100001 00100111	6127	R/W
01h	Current Register	Contains the value of the calculated current flowing through the shunt resistor.	00000000 00000000	0000	R
02h	Bus Voltage Register	Bus voltage measurement data.	00000000 00000000	0000	R
03h	Power Register	Contains the value of the calculated power being delivered to the load.	00000000 00000000	0000	R
06h	Mask/Enable Register	Alert configuration and Conversion Ready flag.	00000000 00000000	0000	R/W
07h	Alert Limit Register	Contains the limit value to compare to the selected Alert function.	00000000 00000000	0000	R/W
FEh	Manufacturer ID Register	Contains unique manufacturer identification number.	0101010001001001	5449	R
FFh	Die ID Register	Contains unique die identification number.	0010001001110000	2270	R

⁽¹⁾ Type: $\mathbf{R} = \text{Read-Only}$, $\mathbf{R}/\overline{\mathbf{W}} = \text{Read/Write}$.

8.6.1 Configuration Register (00h) (Read/Write)

Table 5. Configuration Register (00h) (Read/Write) Descriptions

BIT NO.	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	RST	_		_	AVG2	AVG1	AVG0	VBUSCT2	VBUSCT1	VBUSCT0	VSHCT2	VSHCT1	VSHCT0	MODE3	MODE2	MODE1
POR VALUE	0	1	1	0	0	0	0	1	0	0	1	0	0	1	1	1

The Configuration Register settings control the operating modes for the device. This register controls the conversion time settings for both the shunt and bus voltage measurements as well as the averaging mode used. The operating mode that controls what signals are selected to be measured is also programmed in the Configuration Register .

The Configuration Register can be read from at any time without impacting or affecting the device settings or a conversion in progress. Writing to the Configuration Register halts any conversion in progress until the write sequence is completed resulting in a new conversion starting based on the new contents of the Configuration Register (00h). This halt prevents any uncertainty in the conditions used for the next completed conversion.

RST: Reset Bit

Bit 15 Setting this bit to '1' generates a system reset that is the same as power-on reset. Resets all registers to default

values; this bit self-clears.

AVG: Averaging Mode

Bits 9–11 Determines the number of samples that are collected and averaged. Table 6 shows all the AVG bit settings and

related number of averages for each bit setting.

Submit Documentation Feedback



Table 6. AVG Bit Settings[11:9] Combinations

AVG2 D11	AVG1 D10	AVG0 D9	NUMBER OF AVERAGES ⁽¹⁾
0	0	0	1
0	0	1	4
0	1	0	16
0	1	1	64
1	0	0	128
1	0	1	256
1	1	0	512
1	1	1	1024

(1) Shaded values are default.

VBUSCT: **Bus Voltage Conversion Time**

Bits 6-8

Sets the conversion time for the bus voltage measurement. Table 7 shows the VBUSCT bit options and related conversion times for each bit setting.

Table 7. VBUSCT Bit Settings [8:6] Combinations

VBUSCT2 D8	VBUSCT1 D7	VBUSCT0 D6	CONVERSION TIME ⁽¹⁾			
0	0	0	140 µs			
0	0	1	204 μs			
0	1	0	332 µs			
0	1	1	588 µs			
1	0	0	1.1 ms			
1	0	1	2.116 ms			
1	1	0	4.156 ms			
1	1	1	8.244 ms			

(1) Shaded values are default.

VSHCT: **Shunt Voltage Conversion Time**

Bits 3-5

Sets the conversion time for the shunt voltage measurement. Table 8 shows the VSHCT bit options and related conversion times for each bit setting.

Table 8. VSHCT Bit Settings [5:3] Combinations

VSHCT2 D8	VSHCT1 D7	VSHCT0 D6	CONVERSION TIME ⁽¹⁾
0	0	0	140 µs
0	0	1	204 μs
0	1	0	332 µs
0	1	1	588 µs
1	0	0	1.1 ms
1	0	1	2.116 ms
1	1	0	4.156 ms
1	1	1	8.244 ms

Product Folder Links: INA260

(1) Shaded values are default.

MODE: **Operating Mode**

Bits 0-2 Selects continuous, triggered, or power-down mode of operation. These bits default to continuous shunt and bus

measurement mode. The mode settings are shown in Table 9.

Table 9. Mode Settings [2:0] Combinations

MODE3 D2	MODE2 D1	MODE1 D0	MODE ⁽¹⁾
0	0	0	Power-Down (or Shutdown)
0	0	1	Shunt Voltage, Triggered
0	1	0	Bus Voltage, Triggered
0	1	1	Shunt and Bus, Triggered
1	0	0	Power-Down (or Shutdown)
1	0	1	Shunt Voltage, Continuous
1	1	0	Bus Voltage, Continuous
1	1 1		Shunt and Bus, Continuous

⁽¹⁾ Shaded values are default.

8.6.2 Current Register (01h) (Read-Only)

The LSB size for the current register is set to 1.25 mA. If averaging is enabled, this register displays the averaged value.

Table 10. Current Register (01h) (Read-Only) Register Description

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	CSIGN	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

8.6.3 Bus Voltage Register (02h) (Read-Only) (1)

The Bus Voltage Register stores the most recent bus voltage reading, VBUS.

If averaging is enabled, this register displays the averaged value.

Full-scale range = 40.96 V (decimal = 7FFF); LSB = 1.25 mV.

Table 11. Bus Voltage Register (02h) (Read-Only) Description

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME		BD14	BD13	BD12	BD11	BD10	BD9	BD8	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

⁽¹⁾ D15 is always zero because bus voltage can only be positive.

8.6.4 Power Register (03h) (Read-Only)

If averaging is enabled, this register displays the averaged value.

The Power Register LSB is fixed to 10mW.

The Power Register records power in Watts by multiplying the decimal values of the Current Register with the decimal value of the Bus Voltage Register according to .

Table 12. Power Register (03h) (Read-Only) Description

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

8.6.5 Mask/Enable Register (06h) (Read/Write)

The Mask/Enable Register selects the function that is enabled to control the Alert pin as well as how that pin functions. If multiple functions are enabled, the highest significant bit position Alert Function (D15-D11) takes priority and responds to the Alert Limit Register.

0 Submit Documentation Feedback



Table 13. Mask/Enable Register (06h) (Read/Write)

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	OCL	UCL	BOL	BUL	POL	CNVR	_	-		-	_	AFF	CVRF	OVF	APOL	LEN
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

OCL: Over Current Limit (Read/Write)

Bit 15 Setting this bit high configures the Alert pin to be asserted if the current measurement following a conversion

exceeds the value programmed in the Alert Limit Register.

UCL: Under Current Limit (Read/Write)

Bit 14 Setting this bit high configures the Alert pin to be asserted if the current measurement following a conversion drops

below the value programmed in the Alert Limit Register.

BOL: Bus Voltage Over-Voltage (Read/Write)

Bit 13 Setting this bit high configures the Alert pin to be asserted if the bus voltage measurement following a conversion

exceeds the value programmed in the Alert Limit Register.

BUL: Bus Voltage Under-Voltage (Read/Write)

Bit 12 Setting this bit high configures the Alert pin to be asserted if the bus voltage measurement following a conversion

drops below the value programmed in the Alert Limit Register.

POL: Power Over-Limit (Read/Write)

Bit 11 Setting this bit high configures the Alert pin to be asserted if the Power calculation made following a bus voltage

measurement exceeds the value programmed in the Alert Limit Register.

CNVR: Conversion Ready (Read/Write)

Bit 10 Setting this bit high configures the Alert pin to be asserted when the Conversion Ready Flag, Bit 3, is asserted

indicating that the device is ready for the next conversion.

AFF: Alert Function Flag (Read-Only)

Bit 4 While only one Alert Function can be monitored at the Alert pin at a time, the Conversion Ready can also be

enabled to assert the Alert pin. Reading the Alert Function Flag following an alert allows the user to determine if the

Alert Function was the source of the Alert.

When the Alert Latch Enable bit is set to Latch mode, the Alert Function Flag bit clears only when the Mask/Enable Register is read. When the Alert Latch Enable bit is set to Transparent mode, the Alert Function Flag bit is cleared

following the next conversion that does not result in an Alert condition.

CVRF: Conversion Ready Flag (Read-Only)

Bit 3 Although the device can be read at any time, and the data from the last conversion is available, the Conversion

Ready Flag bit is provided to help coordinate one-shot or triggered conversions. The Conversion Ready Flag bit is set after all conversions, averaging, and multiplications are complete. Conversion Ready Flag bit clears under the

following conditions:

1.) Writing to the Configuration Register (except for Power-Down selection)

2.) Reading the Mask/Enable Register

OVF: Math Overflow Flag (Read-Only)

Bit 2 This bit is set to '1' if an arithmetic operation resulted in an overflow error. It indicates that current and power data

may be invalid.

APOL: Alert Polarity bit (Read/Write)

Bit 1 1 = Inverted (active-high open collector)

0 = Normal (active-low open collector) (default)



LEN: Alert Latch Enable; configures the latching feature of the Alert pin and Alert Flag bits. (Read/Write)

Bit 0 1 = Latch enabled

0 = Transparent (default)

When the Alert Latch Enable bit is set to Transparent mode, the Alert pin and Flag bit resets to the idle states when the fault has been cleared. When the Alert Latch Enable bit is set to Latch mode, the Alert pin and Alert Flag bit remains active following a fault until the Mask/Enable Register has been read.

8.6.6 Alert Limit Register (07h) (Read/Write)

The Alert Limit Register contains the value used to compare to the register selected in the Mask/Enable Register to determine if a limit has been exceeded.

Table 14. Alert Limit Register (07h) (Read/Write) Description

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	AUL15	AUL14	AUL13	AUL12	AUL11	AUL10	AUL9	AUL8	AUL7	AUL6	AUL5	AUL4	AUL3	AUL2	AUL1	AUL0
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

8.6.7 Manufacturer ID Register (FEh) (Read-Only)

The Manufacturer ID Register stores a unique identification number for the manufacturer.

Table 15. Manufacturer ID Register (FEh) (Read-Only) Description

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
POR VALUE	0	1	0	1	0	1	0	0	0	1	0	0	1	0	0	1

ID: Manufacturer ID Bits

Bits 0-15 Stores the manufacturer identification bits

8.6.8 Die ID Register (FFh) (Read-Only)

The Die ID Register stores a unique identification number and the revision ID for the die.

Table 16. Die ID Register (FFh) (Read-Only) Description

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	DID11	DID10	DID9	DID8	DID7	DID6	DID5	DID4	DID3	DID2	DID1	DID0	RID3	RID2	RID1	RID0
POR VALUE	0	0	1	0	0	0	1	0	0	1	1	1	0	0	0	0

DID: Device ID Bits

Bits 4-15 Stores the device identification bits

RID: Die Revision ID Bits

Bit 0-3 Stores the device revision identification bits

Product Folder Links: INA260

22



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Validate and test the design implementation to confirm system functionality.

9.1 Application Information

The INA260 is a current shunt and power monitor with an I²C[™] compatible interface. The device monitors both a shunt voltage drop and bus supply voltage. Programmable calibration value, conversion times, and averaging, combined with an internal multiplier, enable direct readouts of current in amperes and power in watts.

9.2 Typical Application




Figure 10. Typical Circuit Configuration, INA260

9.2.1 Design Requirements

The INA260 measures current and the bus supply voltage and calculates power. It comes with alert capability where the alert pin can be programmed to respond to a user-defined event or to a conversion ready notification. This design illustrates the ability of the alert pin to respond to a set threshold.



Typical Application (continued)

9.2.2 Detailed Design Procedure

The Alert pin can be configured to respond to one of the five alert functions described in the *Alert Pin* section. The alert pin must to be pulled up to the V_{VS} pin voltage via the pull-up resistors. The configuration register is set based on the required conversion time and averaging. The Mask/Enable Register is set to identify the required alert function and the Alert Limit Register is set to the limit value used for comparison.

10 Power Supply Recommendations

The input circuitry of the device can accurately measure signals on common-mode voltages beyond its power supply voltage, V_{VS} . For example, the voltage applied to the V_{VS} power supply terminal can be 5 V, whereas the load power-supply voltage being monitored (the common-mode voltage) can be as high as 36 V. Note also that the device can withstand the full 0-V to 36-V range at the input terminals, regardless of whether the device has power applied or not.

Place the required power-supply bypass capacitors as close as possible to the supply and ground terminals of the device. A typical value for this supply bypass capacitor is 0.1 μ F. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.

11 Layout


11.1 Layout Guidelines

Connections to the internal shunt resistor should be connected directly into and out of the shunt resistor pins to encourage uniform current flow through the device. The trace width should be sized correctly to handle the desired current flow. Place the power-supply bypass capacitor as close as possible to the supply and ground pins. Use of multiple vias to connect the device ground to the bypass capacitor grounds is recommended if there is not direct connection on the top layer.



11.2 Layout Example

Large copper fill areas between device pins and PCB connectors provide low resistance current paths and effective heat sinking.



Copyright © 2016, Texas Instruments Incorporated

NOTE: Connect the VBUS pin to the power supply rail.

Figure 11. INA260 Layout Example



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

INA260EVM Evaluation Board and Software Tutorial User Guide (SBOU113)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

SMBus is a trademark of Intel Corporation.

I²C is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

24-Aug-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
INA260AIPW	PREVIEW	TSSOP	PW	16	90	TBD	Call TI	Call TI	-40 to 125		
INA260AIPWR	PREVIEW	TSSOP	PW	16	2000	TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





24-Aug-2016

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity