

## NVMe Developers

To kick the doorbell register  
for IO queue 3 does not work

## Virtualization Developers

We do not understand  
NVMe spec/manual!

- 
- Both developers understand PCI specification
  - Write to BAR 0 offset 0x120 does not take effect