Add0

c[3..0]

A[3..0]

4'h1 B[3..0]

OUT[3..0]

+

D

Q

CLK

CLR

count[3..0]

clk

reset