
```
library ieee;
use ieee.std_logic_1164.all;
entity aio_shift_reg is port(
                : in std_logic;
    clock
    shsel
                 : in std_logic;
    serial_in : in std_logic;
                  : in std_logic_vector(3 downto ∅);
    serial_out : out std_logic;
                 : out std_logic_vector(3 downto ∅));
end aio_shift_reg;
architecture rtl of aio_shift_reg is
    signal content: std_logic_vector(3 downto ∅);
begin
    process(clock)
    begin
        if(rising_edge(clock))then
            case shsel is
                when '0' => content <= d; --load</pre>
                when '1' => content <= serial in & content(3 downto 1); --shift right, pad with bit from</pre>
serial in
                when others => null;
            end case;
        end if;
    end process;
    q <= content;</pre>
    serial out <= content(0);</pre>
end rtl;
```



```
library ieee;
use ieee.std_logic_1164.all;
entity tbaio_shift_reg is
end entity;
architecture beh of tbaio_shift_reg is
    component aio_shift_reg is port(
                     : in std_logic;
        clock
                     : in std_logic;
        shsel
                     : in std_logic;
        serial_in
                      : in std_logic_vector(3 downto ∅);
        serial out
                    : out std_logic;
                     : out std_logic_vector(3 downto ∅));
        q
end component;
signal clock
                    : std_logic;
signal shsel
                    : std_logic;
signal serial_in
                    : std_logic;
signal serial_out : std_logic;
signal q
                    : std logic vector(3 downto 0);
constant period : time := 50 ns;
constant strobe : time := 45 ns;
signal lfsr temp : std logic vector(0 to 3) :=(0 => '1', others => '0');
    clk0 : process
    begin
        clock <= '0'; wait for period;</pre>
        clock <= '1'; wait for period;</pre>
    end process;
    lfsr : process
    begin
        wait until rising_edge(clock);
        lfsr_temp <= (lfsr_temp(2) xor lfsr_temp(3)) & lfsr_temp(0 to 2);</pre>
    end process;
    p0: process
    begin
        loop
            wait for strobe;
            shsel <= '0';</pre>
            wait for strobe *2;
            shsel <= '1';</pre>
            for i in 0 to q'high loop
                wait until rising_edge(clock);
            end loop;
        end loop;
    end process;
    reg0 : aio shift reg
        port map(clock => clock, shsel => shsel, serial_in => serial_in, serial_out => serial_out, d =>
lfsr_temp, q => q);
end beh;
```