

## 1. Description


### 1.1. Project

Project Name	RCtelemetry
Board Name	custom
Generated with:	STM32CubeMX 5.2.0
Date	05/26/2019

### 1.2. MCU

MCU Series	STM32F3
MCU Line	STM32F303
MCU name	STM32F303CBTx
MCU Package	LQFP48
MCU Pin number	48

## 2. Pinout Configuration




### 3. Pins Configuration

Pin Number LQFP48	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
2	PC13 *	I/O	GPIO_Output	
5	PF0-OSC_IN	I/O	RCC_OSC_IN	
7	NRST	Reset		
8	VSSA/VREF-	Power		
9	VDDA/VREF+	Power		
10	PA0	I/O	ADC1_IN1	ESC1 VOLTAGE
11	PA1	I/O	ADC1_IN2	ESC2 VOLTAGE
12	PA2	I/O	ADC1_IN3	ESC1 CURRENT
13	PA3	I/O	ADC1_IN4	ESC2 CURRENT
14	PA4	I/O	DAC_OUT1	DAC_OUT
15	PA5	I/O	SPI1_SCK	
16	PA6	I/O	SPI1_MISO	
17	PA7	I/O	SPI1_MOSI	
18	PB0 *	I/O	GPIO_Output	OUT2
19	PB1 *	I/O	GPIO_Output	OUT5
20	PB2 *	I/O	GPIO_Output	OUT3
21	PB10	I/O	USART3_TX	
22	PB11	I/O	USART3_RX	
23	VSS	Power		
24	VDD	Power		
25	PB12	I/O	ADC4_IN3	BAT VOLTAGE
26	PB13	I/O	ADC3_IN5	COOLING TEMP
27	PB14	I/O	TIM15_CH1	Servo 4
28	PB15	I/O	TIM15_CH2	Servo 3
29	PA8 *	I/O	GPIO_Output	SPI_CS
30	PA9	I/O	USART1_TX	Sport_UART
31	PA10 *	I/O	GPIO_Output	WP
32	PA11	I/O	USB_DM	
33	PA12	I/O	USB_DP	
34	PA13	I/O	TIM4_CH3	
35	VSS	Power		
36	VDD	Power		
37	PA14	I/O	USART2_TX	Sbus_UART
38	PA15	I/O	TIM2_CH1	Servo 1
39	PB3	I/O	TIM2_CH2	Servo 2

Pin Number LQFP48	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
40	PB4 *	I/O	GPIO_Output	OUT6
42	PB6	I/O	TIM4_CH1	HC OUT1
43	PB7	I/O	TIM4_CH2	HC OUT2
44	BOOT0	Boot		
46	PB9	I/O	TIM4_CH4	OUT4
47	VSS	Power		
48	VDD	Power		

\* The pin is affected with an I/O function

## 4. Clock Tree Configuration



## 5. Software Project

### 5.1. Project Settings

Name	Value
Project Name	RCtelemetry
Project Folder	D:\Files\GIT\rctelemetry\sw\workspace_1.0.0
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F3 V1.10.0

### 5.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No

## 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F3
Line	STM32F303
MCU	STM32F303CBTx
Datasheet	023353_Rev13

### 6.2. Parameter Selection

Temperature	25
Vdd	3.6

## 7. IPs and Middleware Configuration

### 7.1. ADC1

IN1: IN1 Single-ended

IN2: IN2 Single-ended

IN3: IN3 Single-ended

mode: IN4

#### 7.1.1. Parameter Settings:

##### ADCs\_Common\_Settings:

Mode Independent mode

##### ADC\_Settings:

Clock Prescaler ADC Asynchronous clock mode

Resolution ADC 12-bit resolution

Data Alignment Right alignment

Scan Conversion Mode Enabled

Continuous Conversion Mode **Enabled \***

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Disabled

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data overwritten

Low Power Auto Wait Disabled

##### ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable

Number Of Conversion **4 \***

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None

Rank 1

Channel **Channel 4 \***

Sampling Time 1.5 Cycles

Offset Number No offset

Offset 0

Rank **2 \***

Channel Channel 1

Sampling Time 1.5 Cycles

Offset Number No offset

Offset 0

Rank **3 \***

Channel Channel 1

Sampling Time 1.5 Cycles



Offset Number	No offset
Offset	0
Rank	<b>4 *</b>
Channel	Channel 1
Sampling Time	1.5 Cycles
Offset Number	No offset
Offset	0

#### **ADC\_Injected\_ConversionMode:**

Enable Injected Conversions	Enable
Number Of Conversions	0

#### **Analog Watchdog 1:**

Enable Analog WatchDog1 Mode	false
------------------------------	-------

#### **Analog Watchdog 2:**

Enable Analog WatchDog2 Mode	false
------------------------------	-------

#### **Analog Watchdog 3:**

Enable Analog WatchDog3 Mode	false
------------------------------	-------

## **7.2. ADC3**

### **mode: IN5**

#### **7.2.1. Parameter Settings:**

#### **ADCs\_Common\_Settings:**

Mode	Independent mode
------	------------------

#### **ADC\_Settings:**

Clock Prescaler	ADC Asynchronous clock mode
Resolution	ADC 12-bit resolution
Data Alignment	Right alignment
Scan Conversion Mode	Disabled
Continuous Conversion Mode	Disabled
Discontinuous Conversion Mode	Disabled
DMA Continuous Requests	Disabled
End Of Conversion Selection	End of single conversion
Overrun behaviour	Overrun data overwritten
Low Power Auto Wait	Disabled

#### **ADC\_Regular\_ConversionMode:**

Enable Regular Conversions	Enable
Number Of Conversion	1
External Trigger Conversion Source	Regular Conversion launched by software
External Trigger Conversion Edge	None

Rank	1
Channel	Channel 5
Sampling Time	1.5 Cycles
Offset Number	No offset
Offset	0

#### **ADC\_Injected\_ConversionMode:**

Enable Injected Conversions	Enable
Number Of Conversions	0

#### **Analog Watchdog 1:**

Enable Analog WatchDog1 Mode	false
------------------------------	-------

#### **Analog Watchdog 2:**

Enable Analog WatchDog2 Mode	false
------------------------------	-------

#### **Analog Watchdog 3:**

Enable Analog WatchDog3 Mode	false
------------------------------	-------

## **7.3. ADC4**

### **IN3: IN3 Single-ended**

#### **7.3.1. Parameter Settings:**

#### **ADCs\_Common\_Settings:**

Mode	Independent mode
------	------------------

#### **ADC\_Settings:**

Clock Prescaler	ADC Asynchronous clock mode
Resolution	ADC 12-bit resolution
Data Alignment	Right alignment
Scan Conversion Mode	Disabled
Continuous Conversion Mode	Disabled
Discontinuous Conversion Mode	Disabled
DMA Continuous Requests	Disabled
End Of Conversion Selection	End of single conversion
Overrun behaviour	Overrun data overwritten
Low Power Auto Wait	Disabled

#### **ADC\_Regular\_ConversionMode:**

Enable Regular Conversions	Enable
Number Of Conversion	1
External Trigger Conversion Source	Regular Conversion launched by software
External Trigger Conversion Edge	None
Rank	1
Channel	Channel 3

Sampling Time	1.5 Cycles
Offset Number	No offset
Offset	0

#### **ADC\_Injected\_ConversionMode:**

Enable Injected Conversions	Enable
Number Of Conversions	0

#### **Analog Watchdog 1:**

Enable Analog WatchDog1 Mode	false
------------------------------	-------

#### **Analog Watchdog 2:**

Enable Analog WatchDog2 Mode	false
------------------------------	-------

#### **Analog Watchdog 3:**

Enable Analog WatchDog3 Mode	false
------------------------------	-------

## **7.4. CRC**

**mode: Activated**

### **7.4.1. Parameter Settings:**

#### **Basic Parameters:**

Default Polynomial State	Enable
Default Init Value State	Enable

#### **Advanced Parameters:**

Input Data Inversion Mode	None
Output Data Inversion Mode	Disable
Input Data Format	Bytes

## **7.5. DAC**

**mode: OUT1 Configuration**

### **7.5.1. Parameter Settings:**

#### **DAC Out1 Settings:**

Output Buffer	Enable
Trigger	<b>Timer 6 Trigger Out event *</b>
Wave generation mode	Disabled

## 7.6. RCC

### High Speed Clock (HSE): BYPASS Clock Source

#### 7.6.1. Parameter Settings:

##### System Parameters:

VDD voltage (V)	3.3
Prefetch Buffer	Enabled
Flash Latency(WS)	1 WS (2 CPU cycle)

##### RCC Parameters:

HSI Calibration Value	16
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

## 7.7. SPI1

### Mode: Full-Duplex Master

#### 7.7.1. Parameter Settings:

##### Basic Parameters:

Frame Format	Motorola
Data Size	<b>8 Bits *</b>
First Bit	MSB First

##### Clock Parameters:

Prescaler (for Baud Rate)	<b>4 *</b>
Baud Rate	<b>12.0 MBits/s *</b>
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

##### Advanced Parameters:

CRC Calculation	Disabled
NSSP Mode	Enabled
NSS Signal Type	Software

## 7.8. SYS

### Timebase Source: TIM7

## 7.9. TIM1

**Clock Source : Internal Clock**

### 7.9.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 16 bits value)	0
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)
Trigger Event Selection TRGO2	Reset (UG bit from TIMx_EGR)

## 7.10. TIM2

**Clock Source : Internal Clock**

**Channel1: Output Compare CH1**

**Channel2: Output Compare CH2**

### 7.10.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	<b>24000 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	<b>2000 *</b>
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	<b>Update Event *</b>

#### Clear Input:

Clear Input Source	Disable
--------------------	---------

#### Output Compare Channel 1:

Mode	<b>Active Level on match *</b>
Pulse (32 bits value)	0
CH Polarity	High

### Output Compare Channel 2:

Mode	Active Level on match *
Pulse (32 bits value)	0
CH Polarity	High

## 7.11. TIM3

**Clock Source : Internal Clock**

### 7.11.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)

## 7.12. TIM4

**Clock Source : Internal Clock**

**Channel1: PWM Generation CH1**

**Channel2: PWM Generation CH2**

**Channel3: PWM Generation CH3**

**Channel4: PWM Generation CH4**

### 7.12.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	<b>48000 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)

#### Clear Input:

Clear Input Source Disable

#### PWM Generation Channel 1:

Mode PWM mode 1  
Pulse (16 bits value) 0  
Fast Mode Disable  
CH Polarity High

#### PWM Generation Channel 2:

Mode PWM mode 1  
Pulse (16 bits value) 0  
Fast Mode Disable  
CH Polarity High

#### PWM Generation Channel 3:

Mode PWM mode 1  
Pulse (16 bits value) 0  
Fast Mode Disable  
CH Polarity High

#### PWM Generation Channel 4:

Mode PWM mode 1  
Pulse (16 bits value) 0  
Fast Mode Disable  
CH Polarity High

## 7.13. TIM6

mode: Activated

### 7.13.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value) **1 \***  
Counter Mode Up  
Counter Period (AutoReload Register - 16 bits value ) **64535 \***  
auto-reload preload **Enable \***

#### Trigger Output (TRGO) Parameters:

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

## 7.14. TIM15

**mode: Clock Source**

**Channel1: Output Compare CH1**

**Channel2: Output Compare CH2**

### 7.14.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### Break And Dead Time management - BRK Configuration:

BRK State	Disable
BRK Polarity	High
BRK Filter (4 bits value)	0

#### Break And Dead Time management - Output Configuration:

Automatic Output State	Disable
Off State Selection for Run Mode (OSSR)	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off

#### Output Compare Channel 1:

Mode	Frozen (used for Timing base)
Pulse (16 bits value)	0
CH Polarity	High
CH Idle State	Reset

#### Output Compare Channel 2:

Mode	Frozen (used for Timing base)
Pulse (16 bits value)	0
CH Polarity	High
CH Idle State	Reset

## 7.15. USART1



## Mode: Single Wire (Half-Duplex)

### 7.15.1. Parameter Settings:

#### Basic Parameters:

Baud Rate	<b>57600 *</b>
Word Length	8 Bits (including Parity)
Parity	<b>Even *</b>
Stop Bits	<b>2 *</b>

#### Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable

#### Advanced Features:

Auto Baudrate	Disable
TX Pin Active Level Inversion	<b>Enable *</b>
RX Pin Active Level Inversion	<b>Enable *</b>
Data Inversion	<b>Enable *</b>
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

## 7.16. USART2

## Mode: Single Wire (Half-Duplex)

### 7.16.1. Parameter Settings:

#### Basic Parameters:

Baud Rate	<b>100000 *</b>
Word Length	8 Bits (including Parity)
Parity	<b>Even *</b>
Stop Bits	<b>2 *</b>

#### Advanced Parameters:

Data Direction	<b>Receive Only *</b>
Over Sampling	16 Samples
Single Sample	Disable

#### Advanced Features:

Auto Baudrate	Disable
---------------	---------

TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	<b>Enable *</b>
Data Inversion	<b>Enable *</b>
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

## 7.17. USART3

**Mode: Asynchronous**

### 7.17.1. Parameter Settings:

#### Basic Parameters:

Baud Rate	<b>115200 *</b>
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

#### Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable

#### Advanced Features:

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

## 7.18. USB

**mode: Device (FS)**

### 7.18.1. Parameter Settings:

#### Basic Parameters:

Speed	Full Speed 12MBit/s
-------	---------------------

Physical interface Internal Phy

**Power Parameters:**

Low Power Disabled  
Battery Charging Disabled

## 7.19. FREERTOS

### Interface: CMSIS\_V1

#### 7.19.1. Config parameters:

**API:**

FreeRTOS API CMSIS v1

**Versions:**

FreeRTOS version 9.0.0  
CMSIS-RTOS version 1.02

**Kernel settings:**

USE\_PREEMPTION Enabled  
CPU\_CLOCK\_HZ SystemCoreClock  
TICK\_RATE\_HZ 1000  
MAX\_PRIORITIES 7  
MINIMAL\_STACK\_SIZE 128  
MAX\_TASK\_NAME\_LEN 16  
USE\_16\_BIT\_TICKS Disabled  
IDLE\_SHOULD\_YIELD Enabled  
USE\_MUTEXES Enabled  
USE\_RECURSIVE\_MUTEXES Disabled  
USE\_COUNTING\_SEMAPHORES Disabled  
QUEUE\_REGISTRY\_SIZE 8  
USE\_APPLICATION\_TASK\_TAG Disabled  
ENABLE\_BACKWARD\_COMPATIBILITY Enabled  
USE\_PORT\_OPTIMISED\_TASK\_SELECTION Enabled  
USE\_TICKLESS\_IDLE Disabled  
USE\_TASK\_NOTIFICATIONS Enabled

**Memory management settings:**

Memory Allocation Dynamic  
TOTAL\_HEAP\_SIZE **4096 \***  
Memory Management scheme heap\_4

**Hook function related definitions:**

USE\_IDLE\_HOOK Disabled  
USE\_TICK\_HOOK Disabled

USE_MALLOC_FAILED_HOOK	Disabled
USE_DAEMON_TASK_STARTUP_HOOK	Disabled
CHECK_FOR_STACK_OVERFLOW	Disabled

**Run time and task stats gathering related definitions:**

GENERATE_RUN_TIME_STATS	Disabled
USE_TRACE_FACILITY	Disabled
USE_STATS_FORMATTING_FUNCTIONS	Disabled

**Co-routine related definitions:**

USE_CO_ROUTINES	Disabled
MAX_CO_ROUTINE_PRIORITIES	2

**Software timer definitions:**

USE_TIMERS	Disabled
------------	----------

**Interrupt nesting behaviour configuration:**

LIBRARY_LOWEST_INTERRUPT_PRIORITY	15
LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY	5

## 7.19.2. Include parameters:

**Include definitions:**

vTaskPrioritySet	Enabled
uxTaskPriorityGet	Enabled
vTaskDelete	Enabled
vTaskCleanUpResources	Disabled
vTaskSuspend	Enabled
vTaskDelayUntil	Disabled
vTaskDelay	Enabled
xTaskGetSchedulerState	Enabled
xTaskResumeFromISR	Enabled
xQueueGetMutexHolder	Disabled
xSemaphoreGetMutexHolder	Disabled
pcTaskGetTaskName	Disabled
uxTaskGetStackHighWaterMark	Disabled
xTaskGetCurrentTaskHandle	Disabled
eTaskGetState	Disabled
xEventGroupSetBitFromISR	Disabled
xTimerPendFunctionCall	Disabled
xTaskAbortDelay	Disabled
xTaskGetHandle	Disabled

## 7.20. USB\_DEVICE

### Class For FS IP: Communication Device Class (Virtual Port Com)

#### 7.20.1. Parameter Settings:

##### Basic Parameters:

USBD_MAX_NUM_INTERFACES (Maximum number of supported interfaces)	1
USBD_MAX_NUM_CONFIGURATION (Maximum number of supported configuration)	1
USBD_MAX_STR_DESC_SIZ (Maximum size for the string descriptors)	512
USBD_SUPPORT_USER_STRING (Enable user string descriptor)	Disabled
USBD_SELF_POWERED (Enabled self power)	<b>Disabled *</b>
USBD_DEBUG_LEVEL (USBD Debug Level)	0: No debug message

##### Class Parameters:

USB CDC Rx Buffer Size	1000
USB CDC Tx Buffer Size	1000

#### 7.20.2. Device Descriptor:

##### Device Descriptor:

VID (Vendor Identifier)	1155
LANGID_STRING (Language Identifier)	English(United States)
MANUFACTURER_STRING (Manufacturer Identifier)	STMicroelectronics

##### Device Descriptor FS:

PID (Product Identifier)	22336
PRODUCT_STRING (Product Identifier)	STM32 Virtual ComPort
CONFIGURATION_STRING (Configuration Identifier)	CDC Config
INTERFACE_STRING (Interface Identifier)	CDC Interface

\* User modified value

## 8. System Configuration

### 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA0	ADC1_IN1	Analog mode	No pull up pull down	n/a	ESC1 VOLTAGE
	PA1	ADC1_IN2	Analog mode	No pull up pull down	n/a	ESC2 VOLTAGE
	PA2	ADC1_IN3	Analog mode	No pull up pull down	n/a	ESC1 CURRENT
	PA3	ADC1_IN4	Analog mode	No pull up pull down	n/a	ESC2 CURRENT
ADC3	PB13	ADC3_IN5	Analog mode	No pull up pull down	n/a	COOLING TEMP
ADC4	PB12	ADC4_IN3	Analog mode	No pull up pull down	n/a	BAT VOLTAGE
DAC	PA4	DAC_OUT1	Analog mode	No pull up pull down	n/a	DAC_OUT
RCC	PF0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
SPI1	PA5	SPI1_SCK	Alternate Function Push Pull	No pull up pull down	High *	
	PA6	SPI1_MISO	Alternate Function Push Pull	No pull up pull down	High *	
	PA7	SPI1_MOSI	Alternate Function Push Pull	No pull up pull down	High *	
TIM2	PA15	TIM2_CH1	Alternate Function Push Pull	No pull up pull down	Low	Servo 1
	PB3	TIM2_CH2	Alternate Function Push Pull	No pull up pull down	Low	Servo 2
TIM4	PA13	TIM4_CH3	Alternate Function Push Pull	No pull up pull down	Low	
	PB6	TIM4_CH1	Alternate Function Push Pull	No pull up pull down	Low	HC OUT1
	PB7	TIM4_CH2	Alternate Function Push Pull	No pull up pull down	Low	HC OUT2
	PB9	TIM4_CH4	Alternate Function Push Pull	No pull up pull down	Low	OUT4
TIM15	PB14	TIM15_CH1	Alternate Function Push Pull	No pull up pull down	Low	Servo 4
	PB15	TIM15_CH2	Alternate Function Push Pull	No pull up pull down	Low	Servo 3
USART1	PA9	USART1_TX	Alternate Function Open Drain	No pull up pull down	High *	Sport_UART
USART2	PA14	USART2_TX	Alternate Function Open Drain	No pull up pull down	High *	Sbus_UART
USART3	PB10	USART3_TX	Alternate Function Push Pull	No pull up pull down	High *	
	PB11	USART3_RX	Alternate Function Push Pull	No pull up pull down	High *	
USB	PA11	USB_DM	Alternate Function Push Pull	No pull up pull down	High *	
	PA12	USB_DP	Alternate Function Push Pull	No pull up pull down	High *	
GPIO	PC13	GPIO_Output	Output Push Pull	No pull up pull down	Low	
	PB0	GPIO_Output	Output Push Pull	No pull up pull down	Low	OUT2
	PB1	GPIO_Output	Output Push Pull	No pull up pull down	Low	OUT5
	PB2	GPIO_Output	Output Push Pull	No pull up pull down	Low	OUT3
	PA8	GPIO_Output	Output Push Pull	No pull up pull down	Low	SPI_CS
	PA10	GPIO_Output	Output Push Pull	No pull up pull down	Low	WP
	PB4	GPIO_Output	Output Push Pull	No pull up pull down	Low	OUT6



## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
ADC1	DMA1_Channel1	Peripheral To Memory	<b>High *</b>
DAC_CH1	DMA1_Channel3	Memory To Peripheral	<b>Medium *</b>
ADC3	DMA2_Channel5	Peripheral To Memory	Low

### ADC1: DMA1\_Channel1 DMA request Settings:

Mode: Normal  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Half Word  
Memory Data Width: Half Word

### DAC\_CH1: DMA1\_Channel3 DMA request Settings:

Mode: **Circular \***  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Half Word  
Memory Data Width: Half Word

### ADC3: DMA2\_Channel5 DMA request Settings:

Mode: Normal  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Half Word  
Memory Data Width: Half Word



### 8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
DMA1 channel1 global interrupt	true	5	0
DMA1 channel3 global interrupt	true	5	0
USB low priority or CAN_RX0 interrupts	true	5	0
TIM1 trigger, commutation and TIM17 interrupts	true	0	0
TIM7 global interrupt	true	0	0
DMA2 channel5 global interrupt	true	5	0
PVD interrupt through EXTI line16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1 and ADC2 interrupts	unused		
USB high priority or CAN_TX interrupts	unused		
TIM1 break and TIM15 interrupts	unused		
TIM1 update and TIM16 interrupts	unused		
TIM1 capture compare interrupt	unused		
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
TIM4 global interrupt	unused		
SPI1 global interrupt	unused		
USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25	unused		
USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26	unused		
USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28	unused		
ADC3 global interrupt	unused		
Timer 6 interrupt and DAC underrun interrupts	unused		
ADC4 interrupt	unused		
USB high priority interrupt remap	unused		
USB low priority interrupt remap	unused		
Floating point unit interrupt	unused		

\* User modified value

## ***9. Software Pack Report***