
clk_wiz_0
clk_100mhz
clk_in1
clk_out1
locked
Clocking Wizard
util_vector_logic_0
rst
Op1[0:0]
Res[0:0]
Utility Vector Logic
proc_sys_reset_0
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
piso_9bit_parity_wra_0
clk
rst
load_btn
circ_en
data_in[8:0]
RTL
serial_out
parity_out
clk_out
load_strobe_out
shift_reg_out[8:0]
piso_9bit_parity_wrapper_v1_0
load_btn
circ_en
data_in[8:0]
serial_out
parity_out
clk_out
load_strobe_out
shift_reg_out[8:0]