

# More Assembly Language

James Irvine





- Depending on the assembler, registers may be built in or you may have to define them
- Including 'msp430.h' and defining processing in project options includes the relevant processor definitions
  - In CCS, the pre-processor isn't available
  - Use .cdecls C,LIST, "msp430.h"

#### **BUT**

- Everything defined for the C compiler
- Some missing (like PM5CTL0 for the 4133) for assembler
- Include #defines yourself from data sheet in a header (IAR)
- Use symbol .set value in CCS (or .equ equate)

#### **Number Definitions**



- Different assemblers have different conventions
- WARNING some older assemblers use hex by default
- CCS and IAR use the following:

Binary 1010b (CCS/IAR), 0b1010 (CCS), b'1010' (IAR)

Octal1234q (CCS/IAR), 01234 (CCS), q'1234' (IAR)

Decimal 1234, -1, (CCS/IAR), d'1234' (IAR)

- Hexadecimal 0FFFFh, 0xFFFF, (CCS/IAR), h'FFFF' (IAR)
- While not available for C, binary is very helpful for initalising registers

#### Constants in CCS



- CCS has a number of directives defining C types
  - .byte
  - .char
  - .string
  - .int
  - .long
  - .float
  - .double
  - .long
- Use with a label to initialise variables
  - E.g., Offset: .double -2.0e25

# **Conditional Assembly**



- CCS uses assembler directives
  - \_ if condition
     \_ [.elseif condition]
     \_ else
     \_ endif
     \_ endif
     marks the beginning of a conditional block and assembles code if the .if condition is true.
     marks a block of code to be assembled if the .if condition is false & the .elseif conditions are false.
     marks the end of a conditional block and terminates the block
- IAR allows a C pre-processor syntax for conditional assembly

```
#if (DEBUGGING > 2)
...
#else
...
#endif
#ifdef DEBUG
...
#endif
```

## IAR C-style Preprocessor

University of Strathclyde Engineering

#define Assigns a value to a label

#elif Introduces a new condition in a #if...#endif block

#else Assembles instructions if a condition is false

#endif Ends a #if, #ifdef, or #ifndef block

#error Generates an error

#if Assembles instructions if a condition is true

#ifdef Assembles instructions if a symbol is defined

#ifndef Assembles instructions if a symbol is undefined

#include Includes a file

#message Generates a message on standard output

#undef Undefines a label

#### IAR Modules



- IAR Assembler allows for modules
- Program modules

```
NAME <module_name>
ENDMOD
```

Library modules

```
MODULE <module_name>
ENDMOD
```

- Last module in a file ends with END
- Program modules are always linked
- Library modules are only linked if a public symbol is referenced by other code





- Uses the same IAR development system as C
- Alternatives like gcc available

#### For assembler:

- RISC architecture only 27 instructions
- Emulation gives 51 assembler instructions
  - E.g., dec Rx for sub #1, Rx
- Byte (.B) or Word (.W) options
  - Defaults to .W
- Details in user guide

Mnemonic		Description		٧	N	Z	С
ADC(.B)†	dst	Add C to destination	$dst + C \rightarrow dst$	×	×	×	ж
ADD(.B)	src,dst	Add source to destination	$src + dst \rightarrow dst$	×	×	×	ж
ADDC(.B)	src,dst	Add source and C to destination	$src + dst + C \to dst$	×	×	×	ж
AND(.B)	src,dst	AND source and destination	$src.and.dst \rightarrow dst$	0	×	×	ж
BIC(.B)	src,đst	Clear bits in destination	.not.src .and. $dst \rightarrow dst$	-	-	-	-
BIS(.B)	src,dst	Set bits in destination	$src.or.dst \rightarrow dst$	-	-	-	-
BIT(.B)	src,dst	Test bits in destination	src .and. dst	0	×	×	×
<sub>BR</sub> †	<b>dst</b>	Branch to destination	$dst \rightarrow PC$	-	-	-	-
CALL	dst	Call destination	$PC+2 \rightarrow stack, dst \rightarrow PC$	-	-	-	-
CLR(.B)†	<b>dst</b>	Clear destination	$0 \rightarrow dst$	-	-	-	-
CLRC <sup>†</sup>		Clear C	0 → C	-	-	-	0
CLRN†		Clear N	$0 \rightarrow N$	-	0	-	-
clrz†		Clear Z	$0 \rightarrow Z$	-	-	0	-
CMP(.B)	src,dst	Compare source and destination	dst - src	×	×	×	×
DADC(.B)†	dst	Add C decimally to destination	$dst + C \rightarrow dst (decimally)$	×	×	×	×
DADD(.B)	src,dst	Add source and C decimally to dst.	$src + dst + C \to dst  (decimally)$	×	×	×	×
DEC(.B)†	dst	Decrement destination	dst − 1 → dst	×	×	×	×
DECD(.B)†	<b>dst</b>	Double-decrement destination	$dst - 2 \rightarrow dst$	×	×	×	ж
TINIT		Disable interrupts	$0 \rightarrow GIE$	-	-	-	-
EINT†		Enable interrupts	1 → GIE	-	-	-	-
INC(.B)†	<b>dst</b>	Increment destination	$dst +1 \rightarrow dst$	×	×	×	ж
INCD(.B)†	dst	Double-increment destination	$dst+2 \rightarrow dst$	×	×	×	ж
INV(.B)†	dst	Invert destination	$.not.dst \to dst$	×	×	×	ж
JC/JHS	label	Jump if C set/Jump if higher or same		-	-	-	-
JEQ/JZ	label	Jump if equal/Jump if Z set		-	-	-	-
JGE	label	Jump if greater or equal		-	-	-	-





JL	label	Jump if less		-	-	-	-
JMP	label	Jump	$PC + 2 \times offset \rightarrow PC$	-	-	-	-
JN	label	Jump if N set		-	-	-	-
JNC/JLO	label	Jump if C not set/Jump if lower		-	-	-	-
JNE/JNZ	label	Jump if not equal/Jump if Z not set		-	-	-	-
MOV(.B)	src,dst	Move source to destination	$src \rightarrow dst$	-	-	-	-
NOP <sup>†</sup>		No operation		-	-	-	-
POP(.B)†	dst	Pop item from stack to destination	$@SP \rightarrow dst, SP+2 \rightarrow SP$	-	-	-	-
PUSH(.B)	src	Push source onto stack	$SP - 2 \rightarrow SP$ , $src \rightarrow @SP$	-	-	-	-
ret†		Return from subroutine	$@SP \rightarrow PC, SP + 2 \rightarrow SP$	-	-	-	-
RETI		Return from interrupt		×	×	×	×
RLA(.B)†	dst	Rotate left arithmetically		*	×	×	×
RLC(.B)†	dst	Rotate left through C		×	×	×	×
RRA(.B)	dst	Rotate right arithmetically		0	x	×	×
RRC(.B)	dst	Rotate right through C		×	x	×	×
SBC(.B) <sup>†</sup>	dst	Subtract not(C) from destination	$dst + 0FFFFh + C \rightarrow dst$	×	×	*	×
setc†		Set C	1 → C	-	-	-	1
setn†		Set N	$1 \rightarrow N$	-	1	-	-
$setz\dagger$		Set Z	1 → C	-	-	1	-
SUB(.B)	src,dst	Subtract source from destination	dst + .not.src + 1 → dst	×	×	*	×
SUBC(.B)	src,dst	Subtract source and not(C) from dst.	$dst + .not.src + C \rightarrow dst$	×	×	*	×
SWPB	dst	Swap bytes		-	-	-	-
SXT	dst	Extend sign		0	×	×	×
TST(.B)†	dst	Test destination	dst + 0FFFFh + 1	0	×	×	1
XOR(.B)	src,dst	Exclusive OR source and destination	$src.xor.dst \rightarrow dst$	*	×	*	×

# Software Manual

Instruction Set www.ti.com

3.4.6.7 BIT

BIT[.W] Test bits in destination
BIT.B Test bits in destination

Syntax BIT src,dst or BIT.W src,dst

Operation src .AND. dst

Description The source and destination operands are logically ANDed. The result affects only the

status bits. The source and destination operands are not affected.

Status Bits N: Set if MSB of result is set, reset otherwise

Z: Set if result is zero, reset otherwise

C: Set if result is not zero, reset otherwise (.NOT. Zero)

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example If bit 9 of R8 is set, a branch is taken to label TOM.

BIT #0200h,R8 ; bit 9 of R8 set?
JNZ TOM ; Yes, branch to TOM
... ; No, proceed

Example If bit 3 of R8 is set, a branch is taken to label TOM.

BIT.B #8,R8 JC TOM

Example A serial communication receive bit (RCV) is tested. Because the carry bit is equal to the state of the tested bit while using the BIT instruction to test a single bit, the carry bit is

state of the tested bit while using the BIT instruction to test a single bit, the carry bit is used by the subsequent instruction; the read information is shifted into register RECBUF.

```
; Serial communication with LSB is shifted first:
                  ; XXXX XXXX XXXX XXXX
BIT.B #RCV, RCCTL ; Bit info into carry
RRC RECBUF ; Carry -> MSB of RECBUF
                  ; CXXX XXXX
                  ; repeat previous two instructions
                  ; 8 times
                  ; cccc cccc
                  ; MSB
                             LSB
; Serial communication with MSB shifted first:
BIT.B #RCV,RCCTL ; Bit info into carry
RLC.B RECBUF
                  ; Carry -> LSB of RECBUF
                  : XXXXX XXXXX
                  ; repeat previous two instructions
                  ; 8 times
                  ; cccc cccc
                  ; I
                  ; MSB
                             LSB
```



DEPARTMENT OF ELECTRONIC & ELECTRICAL ENGINEERING

#### Software Manual



- Detailed description of each instruction
  - Syntax (including size of operands)
  - 'Operation' (what it does as an equation)
  - 'Description' (what it does in words)
  - Status bits What condition flags are changed
  - Mode bits What CPU mode flags are changed
  - Examples
- In separate table of all instructions
  - Length of instruction
  - Number of cycles to complete
  - Available address modes

# Writing code



- Even with a RISC chip ...
- Don't try to learn all the instructions!
- 20% of the instructions form 80% of the code
- Most common are:
  - MOV To move variables between registers and memory, or with immediate data to initialise variables or set up peripherals
  - CMP to compare values
  - J<condition> to branch on the outcome of a condition
  - BIS, BIC to set or clear a bit
  - and sundry arithmetic and logical instructions

# Working with Assembler



- Start with <u>detailed</u> psuedocode
- Possible instructions are on the slides of the last lecture
- If you have no idea how to perform a function, write it in C and look at the assembler the compiler produces for ideas
- Try your code through the assembler, and worry about addressing modes, etc, when it complains





- Programming assembler is time-consuming and error-prone, so use it only when required
- When something has to be fast
- When something has to be small
- When something has to last a precise time
  - You have complete control of the processor, and know the number of cycles taken for each operation
- When you've no other choice
  - But even PICs have C compilers...

#### Variables



- In assembler, everything is just a number
- Variables are labelled memory locations
- CCS
  - In a code (.text) segment
  - .bss symbol, size in bytes[, alignment]
- IAR
  - Define a data segment
    - .RSEG DATA16 N
  - Label a line with the name of the variable
  - Reserve the correct number of bytes
    - DS8 (Define space 8 bits) for bytes (i.e. c chars)
    - DS16 for words (c ints)
    - DS32 for longs (32 bits, c long)





#### • CCS

```
.text
.bss time,2,2
.bss digit,1

main: <code starts here...>
;Block Started by Symbol
;Better Save Space ©
```

#### IAR

```
.RSEG DATA16_N
time DS16 1 ;Define Storage
digit DS8 1

.RSEG CODE
main: <code starts here...>
```

DEPARTMENT OF ELECTRONIC & ELECTRICAL ENGINEERING

# Simple Ways to Get Started



- Write the program in C
- Add an assembler module to the project
- Write a routine in assembler
- Call it from C
  - Remember to declare it as extern in the C module
  - Declare it as public in assember

# Simple C program


```
#include <msp430.h>
int main( void )
{
  int counter;
  // Stop watchdog timer to prevent time out reset
  WDTCTL = WDTPW + WDTHOLD;
  P1DIR = 0x01;
  while (1)
  {
    if (counter++ < 0) P1OUT = 0x00;
    else P1OUT = 0x01;
  }
}</pre>
```







- Create a new assembler file setup.asm in the project directory
- Add setup.asm to the project
  - Project → Add files
- Start with an empty file, make sure it compiles and runs
- Then start moving over code





```
#include "io430.h"

extern void setup();

int main( void )
{
   int counter;
   // Stop watchdog timer to prevent time out reset
   WDTCTL = WDTPW + WDTHOLD;
   setup();
   P1DIR = 0x01;
   while (1)
   {
      if (counter++ < 0) P1OUT = 0x00;
      else P1OUT = 0x01;
   }
}</pre>
```







```
.cdecls C,LIST, "msp430.h" ; Include device header file
                                            ; Export program entry-point to
            .def setup
                                            ; make it known to linker.
                                            ; Assemble into program memory.
            .text
            .retain
                                            ; Override ELF conditional linking
                                            ; and retain current section.
            .retainrefs
                                            ; And retain any sections that have
                                            ; references to current section.
                                             ; do nothing
setup:
            NOP
                                             ; then return
            RET
            .end
```





```
.cdecls C,LIST, "msp430.h" ; Include device header file
           .def setup
                                        ; Export program entry-point to
                                           ; make it known to linker.
                                           ; Assemble into program memory.
            .text
            .retain
                                           ; Override ELF conditional linking
                                           ; and retain current section.
            .retainrefs
                                           ; And retain any sections that have
                                           ; references to current section.
                    #0x1, P1DIR
                                           ; Set DDR for P1.0 output
setup:
            MOV.B
            RET
                                            ; then return
            .end
```



```
#include "io430.h"

extern void setup();

int main( void )
{
   int counter;
   // Stop watchdog timer to prevent time out reset
   WDTCTL = WDTPW + WDTHOLD;
   setup();
   while (1)
   {
      if (counter++ < 0) PlOUT = 0x00;
      else PlOUT = 0x01;
   }
}</pre>
```







```
.cdecls C,LIST, "msp430.h"; Include device header file
           .def
                                      ; Export program entry-point to
                 setup
                                       ; make it known to linker.
                                       ; and make flash visible outside
           .def flash
                                        ; Assemble into program memory.
           .text
                                       ; Override ELF conditional linking
           .retain
                                        ; and retain current section.
                                        ; And retain any sections that have
           .retainrefs
                                        ; references to current section.
           .ref counter
                                        ; bring in the counter variable from c
                   #0x1, P1DIR
                                        ; Set DDR for P1.0 output
setup:
           MOV.B
           RET
                                        ; then return
flash:
           NOP
                                        ; Do nothing
           RET
                                        ; then return
            .end
```

DEPARTMENT OF ELECTRONIC & ELECTRICAL ENGINEERING





```
#include <msp430.h>
extern void setup();
extern void flash();
                      // counter now a global variable so the assembler can see it
int counter;
int main( void )
  // Stop watchdog timer to prevent time out reset
  WDTCTL = WDTPW + WDTHOLD;
  setup();
  while (1)
    flash();
    if (counter++ < 0) P1OUT = 0 \times 00;
    else P1OUT = 0 \times 01;
```

# Move the functionality

```
.cdecls C,LIST, "msp430.h"
                                             ; Include device header file
            .def setup
                                             ; Export program entry-point to
                                             ; make it known to linker.
                    flash
            .def
                                             ; and make flash visible outside
                                             ; Assemble into program memory.
            .text
                                             ; Override ELF conditional linking
            .retain
                                             ; and retain current section.
            .retainrefs
                                             ; And retain any sections that have
                                             ; references to current section.
            .ref counter
                                             ; bring in the counter variable from c
                    #0x1, P1DIR
            MOV.B
                                             ; Set DDR for P1.0 output
setup:
            RET
                                              ; then return
flash:
            INC.W counter
                                             ; is incremented counter negative?
            JN led on
            MOV.B #0x1,P1OUT
                                             ; if not, turn LED off
            RET
                                             ; then return
led on:
            MOV.B \#0\times0, P10UT
                                             ; if so, turn it on
                                             ; then return
            RET
            .end
```

University of Strathclyde Engineering



```
University of Strathclyde Engineering
```

```
#include "io430.h"

extern void setup();
extern void flash();
int counter;

int main( void )
{
   // Stop watchdog timer to prevent time out reset
   WDTCTL = WDTPW + WDTHOLD;
   setup();
   while (1)
   {
      flash();
   }
}
```

#### Fast code



- Use registers for frequently accessed variables
  - But remember helpful comments to avoid confusion
- Loop down to zero
  - Decrement and comparison in one, saving an instruction
- Use custom instructions when available
  - For example, SBJNZ Subtract & jump if not zero
  - If you have a complex instruction set processor, use them!
  - However, MSP430 is RISC
- Multiply/divide by factors of two when possible
  - Shifts are faster than additions

# Interrupts



- To use interrupts with assembler, you must:
  - Define an interrupt routine
  - Define the interrupt vector to point to the routine
  - Set up the interrupt vector table
  - Enable interrupts





- Routine defined as any normal subroutine
  - Put it in a code segment (.text or .RSEG CODE)
- Give the entry point a label (so you can set up the vector)
- Finish with an RETI (return from interrupt)
- If you alter any registers, push them on the stack at the start and pop them off the stack before returning

## Set up the interrupt vector



- Put the address of the interrupt routine in the vector table
  - Get the address of the vector from the programming manual
  - CCS defines a section for each interrupt vector

- IAR
  - Reference the common segment called INTVEC
    - .COMMON INTVEC
  - Move to the vector address using .org <address>
  - DC16 <interrupt routine label>





- Programme your interrupt generating device (set up the interrupt control registers, etc)
- Enable interrupts
  - NOP ; NOP before enabling interrupts an MSP430 requirement
  - BIS.W #GIE,SR
- MSP requires a NOP first (due to pipelining)
  - Ensures processor not half way through an instruction
- If you are not doing anything else, switch to a low power mode to stop the CPU
  - The interrupt will restart it

# Interrupt timing



- The MSP430 isn't that fast...
- Interrupts take 6 clock cycles to start running ISR code
  - Plus the time to complete the current instruction, at most 6 more
- RETI takes 5 cycles
- Plus the time to execute the ISR code
- Default DCO speed is 1MHz
  - Means anything more than 50kHz through interrupts is hard
  - DCO can be increased to 16MHz if you need more speed

```
.cdecls C,LIST, "msp430.h"
           .def
                  RESET
                                                         ; Export program entry-point to
                                                         ; make it known to linker.
                   ______
           .text
           .bss ADC_Result,2
                                                         ; variable to store ADC value
RESET
                  #0280h,SP
                                                         ; Initialize stackpointer
                  #WDTPW+WDTHOLD, &WDTCTL
                                                         ; Stop WDT
StopWDT
           mov.w
           BIS.B #0x1, &P1DIR
                                                         ; Set P1.0/LED to output direction
           BIC.B #0x1, &P1OUT
                                                         ; P1.0 LED off
           MOV.W #INCH 1, &ADC10CTL1
           BIS.B #02h, &ADC10AE0
                                                        ; P1.1 ADC10 option select
           MOV.W #ADC10SHT 2+ADC10ON+ADC10IE, &ADC10CTL0 ; ADCON, 16x, enable int.
           JMP
                  mainloop
delay:
           MOV.W #5000, R15
                                                         ; Delay for 5000 - set initial counter
delayloop:
           SUB.W #1, R15
                                                         ; Decrement loop counter
           JC
                                                         ; If not yet zero, loop
                  delayloop
mainloop:
                                                         ; Start sampling/conversion
           BIS.W
                  #ENC+ADC10SC, &ADC10CTL0
           BIS.W
                  #CPUOFF+GIE,SR
                                                         ; LPM0, ADC10 ISR will force exit
                                                         ; Will be here after RETI as CPU restarts
           CMP.W #0x1ff, &ADC_Result
                  LEDon
                                                         ; If > 0x1FF, light LED
           JC
                                                         ; Otherwise switch it off
           BIC.B
                 #0x1, &P1OUT
           JMP
                  delay
LEDon:
           BIS.B
                 #0x1, &P10UT
           JMP
                  delay
           NOP
```



```
;======== Interrupt routine for ADC
                                                          ; Interrupt routine for ADC
Int_ADC:
                                                          ; Store ADC result
                   &ADC10MEM, &ADC_Result
           W.VOM
           BIC.W
                   #CPUOFF,0(SP)
                                                          ; Exit LPM0 on reti
           RETI
;======== Interrupt Vectors
                                          ; MSP430 RESET Vector
            .sect
                   ".reset"
           .short RESET
                 ".int05"
                                          ; ADC10 Vector
           .sect
           .short Int_ADC
           .end
```





```
#include "msp430.h"
           NAME main
           PUBLIC main
           ORG
                   OFFFEh
           DC16
                   init
                                                            ; set reset vector to 'init' label
           RSEG DATA16 N
ADC_Result:
           DS16 1
                                                            ; variable to store ADC value
;========= Interrupt routine for ADC
           RSEG CODE
                                                            ; Interrupt routine for ADC
Int_ADC:
                   &ADC10MEM, &ADC_Result
           W.VOM
                                                            ; Store ADC result
                   #CPUOFF, 0 (SP)
           BIC.W
                                                            ; Exit LPMO on reti
           RETI
;======== Interrupt vectors
           COMMON INTVEC
           ORG ADC10_VECTOR
                                                            ; Interrupt vector for ADC
           DC16 Int_ADC
                                                            ; Point to the interrupt routine
;========= Declare the stack to the linker
           RSEG CSTACK
```

```
;======== Main code block
            RSEG CODE
init:
            MOV
                   #SFE (CSTACK), SP
                                                              ; set up stack
main:
                                                              ; Stop watchdog timer
                   #WDTPW+WDTHOLD, &WDTCTL
                                                              ; Configure GPIO
            BIS.B
                   #0x1, &P1DIR
                                                              ; Set P1.0/LED to output direction
                   #0x1, &P10UT
                                                              ; P1.0 LED off
                   #INCH 1, &ADC10CTL1
            W.VOM
            BIS.B
                   #02h, &ADC10AE0
                                                              ; P1.1 ADC10 option select
            MOV.W
                   #ADC10SHT_2+ADC10ON+ADC10IE, &ADC10CTL0
                                                            ; ADCON, 16x, enable int.
            JMP
                   mainloop
delay:
                  #5000, R15
                                                              ; Delay for 5000 - set initial counter
delayloop:
                                                              ; Decrement loop counter
            SUB.W
                   #1, R15
                   delayloop
                                                              ; If not yet zero, loop
            JC
mainloop:
                                                              ; Start sampling/conversion
            BIS.W
                    #ENC+ADC10SC, &ADC10CTL0
                                                              ; LPMO, ADC10 ISR will force exit
            BIS.W
                    #CPUOFF+GIE,SR
                                                              ; Will be here after RETI as CPU restarts
            CMP.W
                   #0x1ff, &ADC Result
                                                              ; If > 0x1FF, light LED
            JC
                   LEDon
            BIC.B
                   #0x1, &P10UT
                                                              ; Otherwise switch it off
            JMP
                   delay
LEDon:
            BIS.B
                   #0x1, &P10UT
            JMP
                   delay
            NOP
```



DEPARTMENT OF ELECTRONIC & ELECTRICAL ENGINEERING

END

# Passing Parameters



- C functions use the stack for passing parameters
- To write parameterised assembler functions
  - Write a stub in C, where all the parameters are used

```
int myfunction(int a, int b, int c) {
  return (a+b+c);
}
```

- Compile it with the relevant compiler
  - CCS and IAR pass parameters in different ways!
- Use the stack code from the assembler
- Use pointers to variables if you need more than one return value
- Or, just use global variables...
  - Microcontroller stacks are small, and globals make planning easier
  - Assembler is messy anyway!

# University of Strathclyde Glasgow