


# CACFAR

## **PARAMETERS**


- Data window = 64
- CFAR window = 12
- Guard cells = 4
- Alpha = 5
- Data width = 16




#### STEP BY STEP

- Write sample in the WRITE ADDRESS position of the BRAM
- If WRITE ADDRESS is lower to 12, or memory is not filled, do nothing. If one of both is true, then read the value of the corresponding cell under test.
- Make the average of the window around cut
- Make the product by alpha
- Compare with cut and make a decision
- Incremental CUT ADDRESS and WRITE ADDRESS


```
when idle
                   => if we = '1' then
                           -- Update write address port
                          if w_addr = ram'HIGH then
                              w_addr <= ram'LOW;
                              w_addr <= w_addr + 1;</pre>
                          -- Update cut address
                          if w_addr >= 0 and w_addr < 6 then
                              cut_addr <= ram'HIGH + w_addr - 6;
                              left_addr <= ram'HIGH + w_addr - 6;</pre>
                          elsif w_addr = 6 then
                                                                     -- Wrap address
                              cut_addr <= ram'LOW;</pre>
                              left_addr <= ram'LOW;</pre>
                              cut_addr <= w_addr - 6;
                              left_addr <= w_addr - 6;</pre>
                          if w_addr = ram'HIGH then
                              ram_filled <= true;
                          end if;
                          -- Move to next state
                          if w_addr >= 12 or ram_filled = true then
                              state <= read_cut;
                       end if;
```




```
when cfar_acc
                    => -- Update window pointer and accumulate data
                        if window_ptr = 3 then
                                                                     -- Skip guard cells region
                            window_ptr <= window_ptr + 1;</pre>
                            left_acc <= (others => '0');
                            rigth_acc <= (others => '0');
                        elsif window_ptr = 4 then
                                                                     -- Wait an extra cycle for data from ram
                            window_ptr <= window_ptr + 1;</pre>
                        elsif window_ptr < 9 then
                                                                     -- Window region
                            window_ptr <= window_ptr + 1;</pre>
                            left_acc <= left_acc + resize(signed(left_data), 16+ACC_GROWTH);</pre>
                            rigth_acc <= rigth_acc + resize(signed(rigth_data), 16+ACC_GROWTH);</pre>
                        elsif window ptr = 9 then
                                                                     -- Sum of both window accumulation and next state
                            state
                                         <= cfar_ave;</pre>
                            window_ptr <= 3;</pre>
                            total_acc <= left_acc + rigth_acc;</pre>
                        end if;
                        -- Update read address port A
                        if cut_addr - window_ptr < ram'LOW then</pre>
                            left_addr <= cut_addr + ram'HIGH - window_ptr + 1; -- Corner case</pre>
                            left_addr <= cut_addr - window_ptr;</pre>
                        end if;
                        -- Update read address port B
                        if cut_addr + window_ptr > ram'HIGH then
                            rigth_addr <= cut_addr - ram'HIGH + window_ptr - 1; -- Corner case</pre>
                            rigth_addr <= cut_addr + window_ptr;
                        end if;
```



- There is not división operation in HW
- A multiplication by 1/x is synthetized instead
- A set of values 1/x, where x is from 1 to 128, is load into LUTs
- Values are quantized as signed [10 9]
- In example, if the address pointer to the LUT is 8, the result will be 1/8 = 0.125



#### **POINTERS**



- cut\_addr is the index of the current cell under test
- right\_addr and left\_addr are the pointers to the cells within left and rigth window
- Window pointer is incremented until it reaches the higher position

## POINTERS — CORNER CASES





- There are 2 corner cases: lower bound and upper bound of ram
- Both cases are solved by wrapping the address




#### Signals declaration

```
constant ADDR_WIDTH : positive
                                 := positive(ceil(log2(real(DATA_WINDOW))));
type ram is array (0 to 2**ADDR_WIDTH-1) of std_logic_vector(DATA_WIDTH-1 downto 0);
                                  := (others => (others => '0'));
signal cells
signal w_addr
                   : integer range 0 to 2**ADDR_WIDTH-1;
                                                                -- write address
                  : std_logic_vector(DATA_WIDTH-1 downto 0);
signal left_data
                                                                -- read data port 1
signal left_addr
                   : integer range 0 to 2**ADDR_WIDTH-1;
                                                                -- read address port 1
signal rigth_data : std_logic_vector(DATA_WIDTH-1 downto 0);
                                                                -- read data port 2
signal rigth_addr : integer range 0 to 2**ADDR_WIDTH-1;
                                                                 -- read address port 2
```


#### RAM process

```
-- ram process
        : process(clk)
begin
    if rising_edge(clk) then
        -- write port
        if we = '1' then
            cells(w_addr)
                          <= i_data;
        end if;
        -- read ports
       left_data
                       <= cells(left_addr); -- Read port 1
       rigth_data
                       <= cells(rigth_addr); -- Read port 2</pre>
    end if;
end process;
```


#### SIMULATION RESULTS



## SIMULATION RESULTS



# BLOCK DIAGRAM AND UTILIZATION REPORT



Name 1	Slice LUTs	Slice Registers	Block RAM	DSPs
	(17600)	(35200)	Tile (60)	(80)
CACFAR	192	133	1	1

