


A decorative graphic on the left side of the slide, consisting of a network of thin white lines and small circles, resembling a circuit board or a neural network diagram.

CACFAR

PARAMETERS

- Data window = 64
- CFAR window = 12
- Guard cells = 4
- Alpha = 5
- Data width = 16



STEP BY STEP

- Write sample in the WRITE ADDRESS position of the BRAM
- If WRITE ADDRESS is lower to 12, or memory is not filled, do nothing. If one of both is true, then read the value of the corresponding cell under test.
- Make the average of the window around cut
- Make the product by alpha
- Compare with cut and make a decision
- Incremental CUT ADDRESS and WRITE ADDRESS

FLOW CHART

```


when idle
=> if we = '1' then
    -- Update write address port
    if w_addr = ram'HIGH then
        w_addr <= ram'LOW;
    else
        w_addr <= w_addr + 1;
    end if;

    -- Update cut address
    if w_addr >= 0 and w_addr < 6 then          -- Corner cases
        cut_addr <= ram'HIGH + w_addr - 6;
        left_addr <= ram'HIGH + w_addr - 6;
    elsif w_addr = 6 then                      -- Wrap address
        cut_addr <= ram'LOW;
        left_addr <= ram'LOW;
    else
        cut_addr <= w_addr - 6;
        left_addr <= w_addr - 6;
    end if;

    -- State of the ram
    if w_addr = ram'HIGH then
        ram_filled <= true;
    end if;

    -- Move to next state
    if w_addr >= 12 or ram_filled = true then
        state <= read_cut;
    end if;
end if;

```



```

when read_cut
=> if read_cut_ctr = 0 then                -- wait for the cycle that ram needs.
    read_cut_ctr <= read_cut_ctr + 1;
elseif read_cut_ctr = 1 then              -- Read cut value and move to next state
    read_cut_ctr <= 0;
    cut_value <= signed(left_data);
    state <= cfar_acc;
end if;

```

FLOW CHART

```
when cfar_acc => -- Update window pointer and accumulate data
  if window_ptr = 3 then -- Skip guard cells region
    window_ptr <= window_ptr + 1;
    left_acc <= (others => '0');
    righth_acc <= (others => '0');
  elsif window_ptr = 4 then -- Wait an extra cycle for data from ram
    window_ptr <= window_ptr + 1;
  elsif window_ptr < 9 then -- Window region
    window_ptr <= window_ptr + 1;
    left_acc <= left_acc + resize(signed(left_data), 16+ACC_GROWTH);
    righth_acc <= righth_acc + resize(signed(righth_data), 16+ACC_GROWTH);
  elsif window_ptr = 9 then -- Sum of both window accumulation and next state
    state <= cfar_ave;
    window_ptr <= 3;
    total_acc <= left_acc + righth_acc;
  end if;


  -- Update read address port A
  if cut_addr - window_ptr < ram'LOW then
    left_addr <= cut_addr + ram'HIGH - window_ptr + 1; -- Corner case
  else
    left_addr <= cut_addr - window_ptr;
  end if;

  -- Update read address port B
  if cut_addr + window_ptr > ram'HIGH then
    righth_addr <= cut_addr - ram'HIGH + window_ptr - 1; -- Corner case
  else
    righth_addr <= cut_addr + window_ptr;
  end if;
```

FLOW CHART

```
when cfar_ave => -- Average
ave <= total_acc * signed(divisor(integer(8)));
-- Next state
state <= cfar_threshold;

when cfar_threshold => -- Threshold
threshold <= to_signed(5, ALPHA_WIDTH) * ave;
-- Next state
state <= cfar_decision;
```



- There is not división operation in HW
- A multiplication by $1/x$ is synthetized instead
- A set of values $1/x$, where x is from 1 to 128, is load into LUTs
- Values are quantized as signed [10 9]
- In example, if the address pointer to the LUT is 8, the result will be $1/8 = 0,125$

FLOW CHART

```
when cfar_decision => -- CUT cfar_decision
    if resize(cut_value, threshold'LENGTH) >= threshold then
        o_data      <= std_logic_vector(cut_value);
    else
        o_data      <= (others => '0');
    end if;


    -- Next state
    state          <= idle;
```

```
graph LR
    idle((idle)) -- "memory_filled = 1  
or  
w_addr >= 12" --> read_cut((read_cut))
    read_cut -- "wait data from ram" --> read_cut
    read_cut --> acc((acc))
    acc -- "wait to add all data  
from windows" --> acc
    acc --> average((average))
    average --> threshold((threshold))
    threshold --> decision((decision))
    decision --> idle
```


The flowchart illustrates the CFAR detection process. It starts at an 'idle' state. When 'memory_filled = 1' or 'w_addr >= 12', it transitions to the 'read_cut' state. In 'read_cut', it waits for data from RAM. The process then moves to the 'acc' state, where it waits to add all data from windows. This is followed by 'average', 'threshold', and 'decision' states. Finally, the process returns to the 'idle' state.

```
when cfar_decision => -- CUT cfar_decision
    if resize(cut_value, threshold'LENGTH) >= threshold then
        o_data      <= std_logic_vector(cut_value);
    else
        o_data      <= (others => '0');
    end if;

    -- Next state
    state           <= idle;
```




POINTERS



- cut_addr is the index of the current cell under test
- right_addr and left_addr are the pointers to the cells within left and right window
- Window pointer is incremented until it reaches the higher position

POINTERS – CORNER CASES



- There are 2 corner cases: lower bound and upper bound of ram
- Both cases are solved by wrapping the address

INFERRED BRAM

Signals declaration


```
-- RAM signals
constant ADDR_WIDTH : positive := positive(ceil(log2(real(DATA_WINDOW))));
type ram is array (0 to 2**ADDR_WIDTH-1) of std_logic_vector(DATA_WIDTH-1 downto 0);
signal cells        : ram        := (others => (others => '0'));
signal w_addr       : integer range 0 to 2**ADDR_WIDTH-1;      -- write address
signal left_data    : std_logic_vector(DATA_WIDTH-1 downto 0);  -- read data port 1
signal left_addr    : integer range 0 to 2**ADDR_WIDTH-1;      -- read address port 1
signal righth_data  : std_logic_vector(DATA_WIDTH-1 downto 0);  -- read data port 2
signal righth_addr  : integer range 0 to 2**ADDR_WIDTH-1;      -- read address port 2
```

RAM process


```
-- ram process
ram_m : process(clk)
begin
    if rising_edge(clk) then
        -- write port
        if we = '1' then
            cells(w_addr) <= i_data;
        end if;

        -- read ports
        left_data  <= cells(left_addr); -- Read port 1
        righth_data <= cells(righth_addr); -- Read port 2
    end if;
end process;
```


SIMULATION RESULTS



SIMULATION RESULTS



BLOCK DIAGRAM AND UTILIZATION REPORT



Name	¹ Slice LUTs (17600)	Slice Registers (35200)	Block RAM Tile (60)	DSPs (80)
CACFAR	192	133	1	1

The background is a dark blue gradient. In the corners, there are white line art illustrations of circuit boards or neural networks. These consist of straight lines of varying lengths that connect to small white circles, resembling nodes or solder points. The patterns are symmetrical in their placement, with one set in the top-left, one in the top-right, one in the bottom-left, and one in the bottom-right.

THANKS!