### **Introduction to VLSI - Computer Exercise 2**

Names	IDs
Firas Abdel Ghani	311133466
Areen Mashilach	316218221

• Lab account: Rg15

• Amount of hours invested: 65.

#### 2 Behavioral Synthesis

### 1. Which are the two big differentiated modules? Which are the inputs and outputs of each module?

The two big differentiated modules are the datapath (dp) & the controller (cont).

#### • For controller:

Inputs	outputs		
Clk, Reset	Memread ,memwrite ,alusrca		
zero	Memtoreg, iord, pcen		
Op (opcode)	Regwrite, regdst		
Funct (function code)	Pcsrc, alusrcb		
	alucontrol		
	Irwrite		

#### • For datapath:

Inputs	outputs
Clk, Reset	zero
memdata	Ор
Alusrca, Memtoreg, iord	Funct
Regwrite, regdst, pcen	Adr, writedata
Pcsrc, alusrcb	
Irwrite	
alucontrol	

#### 2. How many different types of FF are defined?

There are 3 different types of FF that are defined: flop, flopen & flopenr.

#### 3. Maximum delay:

## (a) What is the maximum delay? Is there a problem of maximum delay? How much is the slack?5 How many gates are involved in this path?

The slack is -1.29 ns. The required maximum delay in the constrains is 2ns and the obtained delay is 3.22ns. so there is a problem because the desired and obtained delay are not equal.

There are 22 gates involved in this path.

(b) What are the clock-to-out time tclk→out and the setup time tsetup of the technology?

Tsetup of the technology is 0.07ns


tclk→out is 0.34ns.

(c) Report the critical path.6 Which top-level blocks of the design are part of this path? Include a print-screen of the schematic view with this path highlighted.

From: cont/statelog/state\_reg\_3\_

To: dp/pcreg/q\_reg\_4\_

The top-level blocks of the design in this path are: cont, dp.



#### 4. Minimum delay:

(a) What is the minimum delay? What is the slack?

The minimum delay is 0.31ns.

The slack is 0.34ns.


(b) What is the hold time thold of the technology?

The thold is 0.04ns.

(c) How many gates are involved in the min-delay? What's the particularity of this path?

There are 1 gate involved in the min-delay path. The particularity of this path is that it's a loop.

(d) Report the critical path for min-delay. Include a print-screen of the schematic view with this path highlighted.



\*\*\*\*\*\*\*\*\*\*

Report : timing -path full
-delay min
-max paths 1
Design : mips
Version: J-2014.09-SP2

Date : Thu Jan 10 12:55:00 2019

Operating Conditions: tsl18fs120\_typ Library: tsl18fs120\_typ Wire Load Model Mode: enclosed

Startpoint: dp/pcreg/q\_reg\_7\_
(rising edge-triggered flip-flop clocked by clk)
Endpoint: dp/pcreg/q\_reg\_7\_
(rising edge-triggered flip-flop clocked by clk)
Path Group: clk

Path Type: min

Des/Clust/Port	Wire Load Model	Library	
mips 4000 flopenr_WIDTH8 ForQA		tsl18fs1 tsl18fs1	
Point		Incr	Path
clock clk (rise e clock network del dp/pcreg/q reg 7 dp/pcreg/q reg 7 dp/pcreg/q reg 7 data arrival time clock clk (rise e clock network del dp/pcreg/q reg 7	ay (ideal) /CP (dfnrb2) /QN (dfnrb2) paim22d1) /D (dfnrb2) dge) dge) ay (ideal)	0.25 0.06 0.00 0.00 0.00	0.00 0.00 r
library hold time data required time		-0.04	-0.04 -0.04
data required time data arrival time			-0.04 -0.31
slack (MET)			0.34

#### 5. Area:

#### (a) What is the obtained area? Does it meet the constraint?

The obtained area is: 2261.752

The required area in the constrains is: 2500

The obtained area meets the constrains because it's smaller than the required.

#### (b) What is the slack? Which constraints influence the area?

The slack is = 2500 - 2261.752 = 238.248

Each library has different area for the standard cells depending on the technology parameters, here for example we used  $0.18\mu m$  technology.

#### 6. Power:

#### (a) What is the ratio between dynamic and leakage power? Is this a reasonable result?

Total dynamic power= 6.1273 mW

Total leakage power= 45.4877 nW

$$\frac{6.1273 \text{ mW}}{45.4877 \text{ nW}} = 134702.3481$$

The result is reasonable because we expect the dynamic power to be greater than the leakage power.

#### 2.7 Optimization

8. How does each of the aforementioned changes affect the results? Relate to period, area and power.

changes	period	area	Dynamic power	Leakage power
original	1.93ns	2261.752	6.1273 mW	45.4877 nW
FO: 1->4	1.93ns	2039.242985	6.2992 mW	43.5664 nW
FO: 1->4	9.92ns	1861.399024	1.1570 mW	32.3350 nW
Period: 2->10				
FO: 1->4	9.92ns	1862.083914	1.1578 mW	32.2957 nW
Period: 2->10				
Area: 2500->2000				
FO: 1->4	9.85ns	1560.657229	1.0420 mW	27.5425 nW
Period: 2->10				
Area: 2500->2000				
useUltra: 0->1				


9. Choose a specific logical path between two registers (use Path Slack tool). Explain how and why the synthesis tool changes the gates used to implement this path when we change the constraints.

Present an example of cells that were changed while you modified the constraint file.

We picked a path between the registers: reg0 and reg1.

From	То
cont/statelog/state_reg_0_/CP	dp/pcreg/q_reg_1_/D

Before changing the constrains:



After changing the constrains:



We can see that due to the change in the area, delay, fanout & useUltra the logical path between the two registers changes and the number of gates is changed (the load capacitance changed), that's because we used a bigger fanout in the constraint and a bigger period, and smaller area.


10. What can you say about the hierarchical organization while compiling with Ultra and without it? Why does it improve the results?

compiling with Ultra causes hierarchical organization and that lead to better optimization due to the blocks.


#### 11. Minimum delay:

(a) What is the worst slack? Include a print-screen of the schematic view with this path highlighted.





(b) What is the best slack? Include a print-screen of the schematic view with this path highlighted.




#### (c) Is it the same critical path as the beginning? Why?

No, the critical path changes due to the change in the constrains because the change affects each path differently and that will lead to a change in the critical path.

#### 12. Maximum delay:

(a) What is the worst maximum delay slack? Include a print-screen of the schematic view with this path highlighted.



#### (b) Why is this the critical path? What's the functionality of this path?

It's very logical that this is the critical path, since the PC register is the leftmost thing in the MIPS diagram. The paths will all be loops that start at the PC register and go through various blocks and finally end up back ad the same point to update the next instruction.

#### 2.8 Fixing maximum delay problems.

The path that is given in the example:

From: cont\_statelog\_state\_reg\_3\_/CP

To: dp\_pcreg\_q\_reg\_7\_/D

is not the critical path because we still get slack = 0.06.

By performing a spectrogram on all the path we get a path that gives us 0.002 slack.



```
Report : timing
-path full
-delay max
-max_paths 1
-sort_by group
-SOTT_DY GROUP
Design: mips
Version: J-2014.09-SP2
Date : Thu Jan 24 12:22:46 2019
Operating Conditions: tsl18fs120_typ Library: tsl18fs120_typ Wire Load Model Mode: enclosed
  Path Group: clk
Path Type: max
   Des/Clust/Port
                               Wire Load Model
                                                                  Library
                                                                 tsl18fs120_typ
  0.00 r
0.34 f
                                                                                                          0.34 f
0.48 r
0.61 f
0.94 r
1.23 f
1.54 f
                                                                                         0.13
0.13
0.33
                                                                                          0.30
                                                                                                           1.80 f
2.07 f
2.34 f
                                                                                          0.08
                                                                                                           2.42 r
2.54 f
                                                                                          0.08
                                                                                                           2.72 f
2.95 f
                                                                                                           3.15 r
                                                                                                           3.50 r
                                                                                          0.19
                                                                                                           3.68 r
   U277/ZN (invOd4)
U467/ZN (oai22d1)
dp_pcreg_q_reg_7_/D (dfnrn1)
data arrival time
                                                                                          0.07
                                                                                                           3.90
  clock clk (rise edge)
clock network delay (ideal)
dp_pcreg_q_reg_7_/CP (dfnrn1)
library setup time
data required time
                                                                                          4.00
                                                                                                           4.00
                                                                                                           4.00
4.00 r
                                                                                                           3.90
                                                                                                           3.90
   data required time data arrival time
                                                                                                         3.90
-3.90
   slack (MET)
                                                                                                           0.00
```

### 14. Calculate the maximum delay of this path in the SSSSS corner. Would the circuit (of this path) work under these circumstances?

Tmax=1.2( Tpd(ff)+Tpd(CL)+Tsetup )+Tskew+Tjitter

Tpd(ff)+Tpd(CL)+Tsetup = 0.34+3.56+0.1 = 4 // makes sense that T = 4 as required

Tmax=1.2(4) + 0.8 + 0.2 = 5.8 ns

We can see that Tmax is greater than T that we applied in the constrains (T=4ns) and therefore the circuit won't work.

### 15. If it does not work, how would you fix the problem? Relate to frequency, skew, changes in the $\mu$ Arch, adding FFs.

**Frequency**: We can fix the problem by reducing the frequency and that will cause a bigger Tclk which will be greater than Tmax.

**Skew**: Adding skew to the following flipflop can help by making Tmax smaller than T applied in the constrains. But we must care for the Thold condition as well.

changes in the  $\mu$ Arch: making changes to the  $\mu$ Arch that will cause a smaller Tmax. (such as adding more levels to the pipeline.)

**Adding FFs**: We can add flip flops to the path which will make shorter paths and thus smaller Tmax which is smaller than the T applied in the constrains.


### 16. Will these techniques solve the maximum delay problem in all critical paths (worst maximum delay path) in our MIPS? If not, what else may be required?

Not all the techniques that were offered will solve the problem in all critical paths, because not all of them affect all the paths in the same way. For example, adding skew to the critical path will help solve the problem but it might damage the Thold condition for another path.

Reducing the frequency (getting a bigger Tclk that is greater than Tmax) will affect every path in the circuit by making Tclk bigger and will solve the problem definitely.

Adding flipflops will affect the whole circuit and fix the problem if we care for all the critical paths.

#### 2.9 Fixing minimum delay problems.



### 17. Calculate the minimum delay for this path. Would the circuit work under these circumstances?

```
-max_paths 1
-sort_by group
Design : mips
Version: J-2014.09-SP2
Date : Thu Jan 10 18:47:24 2019
Operating Conditions: tsl18fs120 typ Library: tsl18fs120 typ Wire Load Model Mode: enclosed
    Startpoint: dp resreg q reg 0 (rising edge-triggered flip-flop clocked by clk)
   Endpoint: dp pcreg q reg 0 (rising edge-triggered flip-flop clocked by clk)
    Path Group: clk
Path Type: min
   Des/Clust/Port
                                     Wire Load Model
                                                                               Library
                                      4000
                                                                               tsl18fs120 typ
    Point
    clock clk (rise edge)
clock network delay (ideal)
dp resreg q reg 0 /CP (dfnrq1)
dp resreg q reg 0 /Q (dfnrq1)
U1016/ZN (inv0d0)
U1018/ZN (ooi22d1)
dp percen q reg 0 /D (dfnrq1)
                                                                                                  0.00 r
0.27 r
0.34 f
0.46 r
0.46 r
0.46
                                                                               0.00
    dp pcreg q reg θ /D (dfnrq1)
data arrival time
    clock clk (rise edge)
clock network delay (ideal)
dp pcreg q reg 0 /CP (dfnrql)
library hold time
data required time
                                                                                                    0.00
0.00 r
                                                                                                   -0.05
    data required time
data arrival time
                                                                                                   -0.05
    slack (MET)
                                                                                                   0.51
```

Thold+Tskew+Tjitter< 0.8(Tcd(ff)+Tcd(CL))

-0.05+0.8+0.2<0.8(0.27+0.19)

0.95<0.368

\*\*\*\*\* End Of Report \*\*\*\*\*

We can see that the circuit won't work under these circumstances.

18. If not, how would you fix the problem? Relate to frequency, skew, adding buffers in the path, changes in the  $\mu$ Arch, adding FFs.

**Frequency**: the frequency doesn't affect the minimum delay because the Thold condition doesn't rely on Tclk.

**Skew**: finding negative skew will fix the problem by making the left side of the equation smaller, such that we don't damage the maximum condition of the other paths, and still meets the hold condition.

**Adding buffers**: adding buffers to the logic will fix the problem by adding delay to the data but we must care for the Tclk conditions as well.

changes in the  $\mu$ Arch: making changes in the architecture will apply the Thold conditions and fix the problem.

**Adding FFs**: adding FFs doesn't always fix the problem, it might damage it. (because its splits the logic and right side of the equation might get smaller)

#### 2.10 Final synthesis

$$period = \left(15 - \frac{ID_1 + ID_2}{2}\right) = \left(15 - \frac{6+1}{2}\right) = 11.5$$

- 19. Go through the final netlist (mips.v) and answer:
- (a) Give an example of different types of inverters that are used (at least 3).
  - Inv0d0
  - Nd02d0
  - Nd03d1
- (b) What is the difference between those inverter gates?

The difference is the number of gates the total gate includes and the delay.

Inv0d0: is an inverter gate with one input and one output and the delay is 0.

Nd02d0: is a nand gate with two inputs and the delay is 0.

Nd03d1: is a nand gate with three inputs and the delay is 1.

20. Submit your final constraints file. Name it constraints rg##.tcl (## is your account number).

Files are submitted.

#### 3.5 Power Grid

## 23. What is the purpose of power rings and stripes in a chip? Which phenomena do they prevent/reduce?

The purpose of power rings and stripes in a chip is to distribute the power equally. We want the power Vdd to be the same for every cell, but when we route long wires that might not happen because of the IR drop and we won't have equal distribution of Vdd and Vss for every cell. And that will prevent problems in the delay and the performances.

#### 24. Make a table including: length and number of vias of each metal layer.

Metal	Length [ $\mu m$ ]	Number of vias
M1	0	1541
M2	1.563e+04	2415
M3	1.650e+04	39
M4	1.010e+02	0
M5	0	0
M6	0	0

#### 25. Can you suggest why the length of M1 is 0 μm?

The length of M1 is 0  $\mu$ m because it's not included in the standard cell and the synthesis tool doesn't recognize it.

#### 26. Can you suggest why the number of vias increases from top layer to bottom layer?

We use top metals for main and general connections and that's why we need less vias.

That also relate to the fact that increasing the number of vias reduces the resistance and that is good in case we want to make a lot of connections between the cells and that's the reason we use higher metals with a greater number of vias.

#### 3.7 Static Timing Analysis I

### 27. What is the critical path slack? Is it the same path than in the behavioral synthesis? If not, explain why.

the critical path slack is 3.886. the critical path is from IO/cont\_statelog\_state\_reg\_3\_ to IO/dp\_pcreg\_q\_reg\_3\_ . we can see that the path has changes and it's different than the path in the behavioral synthesis and that's due to the optimization and the use of the strip& power rings and in the behavioral synthesis we created a gate level description of the design and we took ideal cases for the skew and delay and in the timing analysis we took more realistic cases in the layout with considering the skew and other factors like the effect of diffusion models of the performance.

Cadence Innovus 16.13-s045\_1 # Generated by: Linux x86\_64(Host ID orion75) # 0S: # Generated on: Mon Jan 21 14:34:38 2019

# Design: top

Path 1: MET Setup Check with Pin I0/dp\_pcreg\_q\_reg\_3\_/CP Endpoint: I0/dp\_pcreg\_q\_reg\_3\_/D (v) checked w (v) checked with leading edge of 'clk' Beginpoint: IO/cont\_statelog\_state\_reg\_3\_/Q (^) triggered by leading edge of

'clk'

Path Groups: {clk} Analysis View: SlowView Other End Arrival Time 0.000 - Setup + Phase Shift 0.145 11.500 = Required Time 11.355 - Arrival Time 7.469 = Slack Time 3.886

+ Clock Network Latency (Ideal) 0.000 = Beginpoint Arrival Time 0.000

#### 28. Search for the critical path obtained in the behavioral synthesis, what's the delay? Submit the report of this path. Hint: Use report timing -from [starting point] -to [end point].

We took the path we got the worst slack for and the slack is 3.897 and the arrival time is

```
innovus 12> report_timing -from I0/cont_statelog_state_reg_3_ -to I0/dp_pcreg_q_reg_5_
Generated by:
                      Cadence Innovus 16.13-s045_1
                      Linux x86 64(Host ID orion75)
  0S:
  Generated on:
                      Mon Jan 21 14:35:07 2019
                      top
# Command: report_timing -from I0/cont_statelog_state_reg_3_ -to I0/dp_pcreg_q_reg_5_
Path 1: MET Setup Check with Pin I0/dp_pcreg_q_reg_5_/CP
Endpoint: I0/dp_pcreg_q_reg_5_/D
                                            (v) checked with leading edge of
Beginpoint: I0/cont\_statelog\_state\_reg\_3\_/Q (^) triggered by leading edge of
'clk
Path Groups: {clk}
Analysis View: SlowView
Other End Arrival Time
                                0.000
 Setup
                                0.142
+ Phase Shift
= Required Time
                               11.358
- Arrival Time
                                7.460
= Slack Time
                                3.897
     Clock Rise Edge
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time
                                     0.000
                Instance
                                                       Cell
                                                               | Delav | Arrival |
                                                                                   Required
                                                                           Time
                                       CP ^
      IO/cont_statelog_state_reg_3_
                                                                           0.000
                                                                                       3.897
                                       CP ^ -> Q ^
I ^ -> ZN v
                                                      dfnrq1
                                                                 0.339
                                                                                       4.236
      I0/cont_statelog_state_reg_3_
                                                                            0.339
      I0/U218
                                                      inv0d0
                                                                 0.282
                                       A4 v -> ZN ^
B1 ^ -> ZN v
       I0/U300
                                                      nr04d0
                                                                 1.086
                                                                            1.707
                                                                                       5.604
       T0/U305
                                                      aoi21d1
                                                                 0.359
                                                                            2.065
                                                                                       5.962
                                       I v -> ZN ^
B1 ^ -> Z ^
A2 ^ -> ZN v
       I0/U201
                                                                 0.854
                                                                            2.919
                                                                                       6.816
                                                      inv0d0
       I0/U312
                                                      aoim22d1
                                                                 0.419
                                                                           3.338
                                                                                       7.235
                                                                                       7.355
       I0/U317
                                                      nr02d0
                                                                 0.120
                                                                            3.457
                                       C2 v -> ZN ^
       I0/U321
                                                      oan211d1
                                                                 0.409
0.340
                                                                           3.866
                                                                                       7.763
                                       A ^ -> CO ^
       I0/U402
                                                      ad01d0
                                                                           4.206
                                                                                       8.104
                                       B ^ -> CO ^
       I0/U206
                                                      cg01d0
                                                                 0.292
                                                                            4.498
                                                                                       8.396
                                       B ^ -> CO ^
       I0/U205
                                                      cg01d0
                                                                 0.335
                                                                            4.833
                                                                                       8.730
                                       S1 ^ -> Z v
      I0/U208
                                                      mx04d0
                                                                 0.600
                                                                           5.433
                                                                                       9.331
                                       A3 v -> Z v
       I0/U329
                                                      xr03d1
                                                                 0.391
                                                                           5.825
                                                                                       9.722
       I0/U343
                                       B1 v -> ZN ^
                                                                 0.232
                                                      oai31d1
                                                                            6.057
                                                                                       9.954
       I0/U203
                                       A1 ^ -> ZN v
                                                      nr03d0
                                                                 0.126
                                                                            6.183
                                                                                      10.080
       I0/U412
                                       B3 v -> ZN ^
                                                      aoi31d1
                                                                 0.297
                                                                            6.480
                                                                                      10.377
                                       A2 ^ -> ZN v
       T0/U204
                                                                 0.127
                                                      nr02d0
                                                                            6.607
                                                                                      10.504
                                       I v -> ZN ^
```

inv0d0

oai22d1

dfnrq1

Dν

0.696

0.156

0.000

7.303

7.460

7.460

11.201

11.357

11.358

I0/U414

I0/U419

I0/dp\_pcreg\_q\_reg\_5\_

```
Path 8: MET Hold Check with Pin IO/dp_pcreg_q_reg_5_/CP Endpoint: IO/dp_pcreg_q_reg_5_/D (v) checked with leading edge of 'clk' Beginpoint: IO/dp_irO_q_reg_3_/Q (v) triggered by leading edge of 'clk' Path Groups: {reg2reg}
Analysis View: FastView
Other End Arrival Time
                                              -0.005
+ Hold
 + Phase Shift
                                               0.000
 Required Time
                                              -0.464
   Arrival Time
Slack Time
                                              -0.092
                                                              0.000
       Clock Rise Edge
       + Source Insertion Delay
                                                             -0.459
          Beginpoint Arrival Time
       Timing Path:
                              Pin
                                                            | Edge |
                                                                                               | Cell | Delay | Arrival | Required |
                                                                ^ | wire_clk
^ | wire_clk
          T5/CTN
                                                                                                                               -0 459 I
                                                                                                                                               -0.830
          15/CIN cmf BUF top GO L1 1/I
10/CTS cmf BUF top GO L1 1/Z
10/CTS cmf BUF top GO L2 1/Z
10/CTS ccl BUF top GO L2 1/Z
10/CTS ccl BUF top GO L3 1/I
                                                                                                  bufbd1 |
                                                                                                                                -0.459
                                                                                                                                                -0.830
                                                              hufhd1 I
                                                                                                                 0 000 1
                                                                                                                               -0 459
                                                                                                                                               -0.830
                                                                                                  bufbd1 |
                                                                                                | bufbd1
                                                                                                                  0.000 |
                                                                                                                               -0.459 I
                                                                                                                                               -0.830
                                                                                                  bufbd7
                                                                                                                  0.000
                                                                                                                               -0.459
                                                                                                                                               -0.830
          10/CTS ccl_BUF_top_G0_L3_1/1 | 10/CTS ccl_BUF_top_G0_L3_1/Z | 10/CTS cpc_drv_BUF_top_G0_L4_1/I | 10/CTS_cpc_drv_BUF_top_G0_L4_1/Z | 10/CTS_ccl_BUF_top_G0_L5_1/I | 10/CTS_ccl_BUF_top_G0_L5_1/I | 10/CTS_ccl_BUF_top_G0_L5_1/Z |
                                                                                                  bufbd7
                                                                                                                 0.000
                                                                                                                               -0.459
                                                                                                                                               -0.830
                                                                                                 bufbd7
bufbd7
                                                                                                                 0.000
                                                                                                                               -0.459
-0.459
                                                                                                                                               -0.830
-0.830
                                                                                                | bufbd7
                                                                                                                  0.000
                                                                                                                               -0.459
                                                                                                                                               -0.830
                                                                                                  bufbd7
                                                                                                                  0.000
          IO/dp_irO_q_reg_3_/CP
IO/dp_irO_q_reg_3_/Q
IO/U418/B1
                                                                                                  denrq1
                                                                                                                 0.000
                                                                                                                               -0.459
                                                                                                                                               -0.830
                                                                                                | denrq1 |
| aoi22d1 |
                                                            | v | I0/funct[3]
| v | I0/funct[3]
                                                                                                                                               -0.579
-0.578
                                                                                                                               -0.207
                                                                                                                  0.001
                                                                      | I0/n276
          IO/U418/ZN
IO/U419/A1
                                                                                                  aoi22d1
                                                                                                                  0.081
                                                                                                                               -0.126
                                                                                                                                               -0 497
                                                                         I0/n276
                                                                                                  oai22d1
                                                                                                                  0.000
                                                                                                                                                -0.497
                                                                     | I0/dp_pcreg_n9 | oai22d1 |
| I0/dp_pcreg_n9 | dfnrq1 |
          I0/U419/ZN
                                                                                                                 0.033 |
                                                                                                                               -0.093
                                                                                                                                                -0.464
          IO/dp_pcreg_q_reg_5_/D
       Clock Rise Edge
                                                             0.000
        + Source Insertion Delay
                                                             -0.459
        = Beginpoint Arrival Time
                                                             -0.459
       Other End Path:
                                          | Edge | Net | Cell | Delay | Arrival | Required
                                                                                                                     Time
                                                                                                                                      Time
                                                              | wire_clk |
| wire_clk |
| wire_clk |
| 10/cTS_34 |
| 10/CTS_33 |
| 10/CTS_33 |
| 10/CTS_33 |
| 10/CTS_33 |
| 10/CTS_32 |
| 10/CTS_32 |
| 10/CTS_35 |
| 10/CTS_35 |
| 10/CTS_35 |
          I5/CIN
                                                                                                                                       -0.087
         bufbd1 | 0.000 |
bufbd1 | 0.000 |
                                                                                                                     -0.459 |
-0.459 |
                                                                                                                                      -0.087
                                                                                                                                       -0.087
                                                                                           bufbd1 |
                                                                                                        0.000 |
                                                                                                                     -0.459 I
                                                                                                                                       -0.087
                                                                                          bufbd1 |
bufbd7 |
                                                                                                        0.000 |
                                                                                                                      -0.459
                                                                                                                                       -0.087
                                                                                                                      -0.459 |
                                                                                                                                       -0.087
                                                                                                        0.000 |
                                                                                           bufbd7
                                                                                                        0 000 1
                                                                                                                      -0 459
                                                                                                                                      -0 087
                                                                                           bufbd7
                                                                                                                      -0.459
                                                                                                        0.000
                                                                                                                                       -0.087
                                                                                                                     -0.459
-0.459
                                                                                                                                      -0.087
-0.087
                                                                                           bufbd7
                                                                                                        0.000
                                                                                           bufbd7
                                                                         IO/CTS 26
                                                                                           bufbd7
                                                                                                        0.000 |
                                                                                                                      -0.459 I
                                                                                                                                       -0.087
                                                                         I0/CTS_26 |
                                                                                           dfnrq1 |
                                                                                                        0.000 |
                                                                                                                     -0.459 |
```

#### 3.8 Clock Tree Synthesis (CTS)

#### 29. What's the average delay from the clock port to the clock pin of the FFs?

#### the average delay is 0.670

skew\_group top: insertion delay [min=0.655, max=0.683, avg=0.670] sd=0.007], skew [0.028 vs 0.200, 100% {0.655, 0.670, 0.683}] (wid=0.042 ws=0.017) (gid=0.641 gs=0.011) lock network insertion delays are now [0.655ns, 0.683ns] average 0.670ns std.dev 0.007ns oqqing CTS constraint violations...



#### 30. How many buffers were inserted? What's the purpose of buffers in the CTS?

There were 9 buffers that were inserted. we pre-route the buffers before the main logic placement and routing is completed in order to minimize skew i.e. to achieve zero/minimum skew or balanced skew.

### 31. What is the average skew between the FFs? Considering the max/min delay timing analysis, would this skew work? Answer quantitatively.

The average skew is 0.028.

According to the results of the critical path:

#### **MAXIMUM CONDITION:**

T>( Tpd(ff)+Tpd(CL)+Tsetup )+Tskew

11.5> 0.339+7.121+0.142+0.028

11.5>7.63

We can see that this skew the maximum condition is met.

#### **MINIMUM CONDITION:**

Thold+Tskew < (Tcd(ff)+Tcd(CL))

 $0.028 = Tskew < (Tcd(ff)+Tcd(CL)) - Thold = (T_arrival_time) - Thold = (-0.092)-(-0.005) = -0.087$ 

So we can see that with this skew the minimum condition is not met.

#### 3.9 Static Timing Analysis II

timeDesign Summary

Setup views included:

SlowView

Setup mode	all	+   reg2reg	default
WNS (ns):	0.000	3.921	0.000
TNS (ns):		0.000	0.000
Violating Paths:		0	0
All Paths:		187	0

Rigil		Total	
	Nr nets(terms)	Worst Vio	Nr nets(terms)
max_cap max_tran max_fanout max_length	0 (0) 0 (0) 0 (0) 0 (0)	0.000 0.000 0	0 (0) 0 (0) 0 (0) 0 (0)

Density: 9.632% Routing Overflow: 0.00% H and 0.00% V

Reported timing to dir timingReports
Total CPU time: 0.78 sec
Total Real time: 0.0 sec
Total Memory Usage: 1503.351562 Mbytes
innovus 57>

#### 3.10 Fill spaces

#### 32. Why are most odd metal layers routed horizontally and most even metal layers routed vertically?

That is done because we want to prevent a case of parallel routing of metals because we want to minimize the cross-section area in order to minimize the capacitance. Placing close metals perpendicularly will help, it will minimize the noise, increase the reliability and decrease the parasitic capacity.

#### 33. Why are VSS and VDD lines placed in an interleaved manner?

VSS and VDD lines are placed in an interleaved manner because we want to connect vdd and vss every cell and and by placing them this way we reduce the area and the distribution between the cells will be better and more effective.

#### 3.12 Power Analysis

```
Begin Power Computation
          # of cell(s) missing both power/leakage table: 0
# of cell(s) missing power table: 0
# of cell(s) missing leakage table: 0
# of MSMV cell(s) missing power_level: 0
Starting Calculating power
2019-Jan-21 18:20:00 (2019-Jan-21 16:20:00 GMT)
2019-Jan-21 18:20:00 (2019-Jan-21 16:20:00 GMT)
... Calculating switching power
2019-Jan-21 18:20:00 (2019-Jan-21 16:20:00 GMT): 10%
2019-Jan-21 18:20:00 (2019-Jan-21 16:20:00 GMT): 20%
2019-Jan-21 18:20:00 (2019-Jan-21 16:20:00 GMT): 30%
2019-Jan-21 18:20:00 (2019-Jan-21 16:20:00 GMT): 40%
2019-Jan-21 18:20:00 (2019-Jan-21 16:20:00 GMT): 50%
... Calculating internal and leakage power
2019-Jan-21 18:20:00 (2019-Jan-21 16:20:00 GMT): 60%
2019-Jan-21 18:20:00 (2019-Jan-21 16:20:00 GMT): 60%
2019-Jan-21 18:20:00 (2019-Jan-21 16:20:00 GMT): 70%
2019-Jan-21 18:20:00 (2019-Jan-21 16:20:00 GMT): 90%
Finished Calculating power 2019-Jan-21 16:20:00 GMT) Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1337.91MB/1337.91MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1337.95MB/1337.95MB)
Ended Power Analysis: (cpu=0:00:00. real=0:00:00, mem(process/total)=1337.96MB/1337.96MB)
Begin Static Power Report Generation
8 instances have no static power ** WARN: (VOLTUS_POWR-2152): Instance PAD_G1 (pv0a) has no static power.
** WARN: (VOLTUS_POWR-2152): Instance PAD_G3 (pv0c) has no static power.
** WARN: (VOLTUS_POWR-2152): Instance PAD_I1 (pvda) has no static power.
** WARN: (VOLTUS POWR-2152): Instance PAD I3 (pvdc) has no static power.
** WARN: (VOLTUS_POWR-2152): Instance Pcornerlr (pfrelr) has no static power.
** WARN: (VOLTUS_POWR-2152): Instance Pcornerll (pfrelr) has no static power.
** WARN: (VOLTUS POWR-2152): Instance Pcornerur (pfrelr) has no static power.
** WARN: (VOLTUS_POWR-2152): Instance Pcornerul (pfrelr) has no static power.
Total Power
                                                                       91.5234%
Total Internal Power:
Total Switching Power:
Total Leakage Power:
Total Power:
                                        2.75083252
0.24327122
0.01150114
3.00560492
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1338.25MB/1338.25MB)
Begin Creating Binary Database Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00, mem(process/total)=1338.35MB/1338.35MB)
Output file is .//top.rpt
```

# 34. Compare dynamic power obtained here to the dynamic power reported by behavioral synthesis. What can you say about the difference between them? Is it an "apples to apples" comparison even possible?

It's not an "apples to apples" comparison because of the following differences:

Physical synthesis:

Dynamic power: 3.00560492 - 0.01150114 = 2.99410378 mW

behavioral synthesis:

dynamic power: 1.0420 mW (after the 4 changes)

we can see that the dynamic power increased because now the synthesis is physical and that changes factors that affect the dynamic power such as capacitance and wiring and frequency.

### 35. Compare static power (i.e., leakage) obtained here to the static power reported by behavioral synthesis. What can you say about the difference between them?

• Physical synthesis:

Static Power (leakage power): 0.01150114 mW

• behavioral synthesis:

leakage power (leakage power): 45.4877 nW

we can see that the static power increased greatly due to the diffusion leakage that causes greater leakage current.

#### 3.13 Timing Analysis III

```
timeDesign Summary
Setup views included:
SlowView
 | Setup mode | all | reg2reg | default |
| WNS (ns): | 4.312 | 4.312 | 0.000 |
| TNS (ns): | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 187 | 187 | 0
```

Real   DRVs +			Total
DKV5	Nr nets(terms)	Worst Vio	Nr nets(terms)
max_cap max_tran max_fanout max_length	0 (0) 0 (0) 0 (0) 0 (0)	0.000 0.000 0 0	0 (0) 0 (0) 0 (0) 0 (0)

Density: 9.632%

(124.796% with Fillers)
Total number of glitch violations: 0

Reported timing to dir timingReports
Total CPU time: 1.44 sec
Total Real time: 1.0 sec
Total Memory Usage: 1545.257812 Mbytes
Reset AAE Options
innovus 59> |

34. Compare the critical path reported here to the critical path reported by behavioral synthesis. Are they the same path? Are they similar? If they are not the same path, can you find the path delays for each of the two paths reported by the two different tools, and explain the differences?

the critical path reported here isn't the same as the path from the behavioral synthesis critical path here:

```
IO/cont_statelog_state_reg_2_ → IO/dp/pcreg_q_reg_2_
```

#### Critical path in behavioral synthesis:

```
IO/cont_statelog_state_reg_3_ → IO/dp/pcreg_q_reg_5_
```

#### **Reports:**

• The critical path (IO/cont\_statelog\_state\_reg\_2\_ → IO/dp/pcreg\_q\_reg\_2\_) report in the physical synthesis tool:

• The critical path (IO/cont\_statelog\_state\_reg\_2\_ → IO/dp/pcreg\_q\_reg\_2\_) report in the **behavioral synthesis** tool:

Endpoint: dp pcreq q (rising ed Path Group: clk	edge-triggered fli   reg 2	o-flop clocked by clk) flop clocked by clk)	
Path Type: max  Des/Clust/Port W	ire Load Model	Librarv	
		tsl18fs120 typ	
Point		Incr	Path
clock clk (rise edge clock network delay cont statelog state use to the state log state use lost lost lost lost lost lost lost lost	) (ideal) req 2 /CP (dfnrq1) req 2 /Q (dfnrq1)	0.00 0.09 0.60 0.37 0.28 0.88 0.78 0.56 0.10 0.39 0.31 0.29 0.32 0.54 0.17	3.30 3.86 4.34 4.66 4.95 5.27 5.81 6.15 6.32 6.42 6.66 7.41
clock clk (rise edge clock network delay dp pcreg q reg 2 /CP library setup time data required time	(ideal) (dfnrq1)	11.50 0.00 0.00 -0.15	11.50 11.50 11.35 11.35
data required time data arrival time			11.35 -7.51
slack (MET)			3.84

The critical path (IO/cont\_statelog\_state\_reg\_3\_ → IO/dp/pcreg\_q\_reg\_5\_) (the one we found in behavioral synthesis tool) report inside the physical synthesis tool:

```
innovus 62> report_timing -from I0/cont_statelog_state_reg_3_ -to I0/dp_pcreg_q_reg_5_
# Generated by:
# OS:
                     Cadence Innovus 16.13-s045_1
Linux x86_64(Host ID orion75)
  Generated on:
                     Mon Jan 21 19:23:02 2019
# Design:
                     top
# Command: report_timing -from I0/cont_statelog_state_reg_3_ -to I0/dp_pcreg_q_reg_5_
Path 1: MET Setup Check with Pin I0/dp_pcreg_q_reg_5_/CP
Endpoint: I0/dp_pcreg_q_reg_5_/D
                                        (v) checked with leading edge of
Beginpoint: I0/cont_statelog_state_reg_3_/Q (v) triggered by leading edge of
Path Groups: {clk}
Analysis View: SlowView
                               0.672
Other End Arrival Time
- Setup
+ Phase Shift
                               0.144
                              11.500
= Required Time
                              12.028
- Arrival Time
                               7.668
= Slack Time
                               4.360
    Clock Rise Edge 0.000
+ Clock Network Latency (Prop) -0.019
     = Beginpoint Arrival Time
                                    -0.019
```

Instance	Arc	Cell	Delay 	Arrival Time	Required   Time
To/cont_statelog_state_reg_3	CP ^ CP ^ -> Q v I v -> ZN ^ A4 ^ -> ZN v A2 v -> ZN ^ I ^ -> ZN v	   dfnrq1   inv0d0   nr04d0   nr03d1   inv0d0	0.424 0.526 0.357 0.849	-0.019 0.404 0.931 1.288 2.137 2.826	4.341 4.764 5.290 5.647 6.497 7.186
IO/U314   IO/U315   IO/U316   IO/U321	B2 v -> ZN ^ B1 ^ -> Z ^ A ^ -> ZN v C1 v -> ZN ^	aoi22d1   aoim22d1   aoi21d1   oan211d1	0.362 0.332 0.066 0.390	3.187 3.520 3.586 3.976	7.547 7.880 7.946 8.335
10/U402   10/U206   10/U205   10/U208   10/U329	A ^ -> CO ^ B ^ -> CO ^ B ^ -> CO ^ S1 ^ -> Z v A3 v -> Z v	ad01d0   cg01d0   cg01d0   mx04d0   xr03d1	0.343 0.301 0.337 0.604	4.319 4.620 4.958 5.562 5.955	8.679 8.980 9.318 9.921
10/0329   10/0343   10/0203   10/0412   10/0204	B1 v -> ZN ^ A1 ^ -> ZN v B3 v -> ZN ^ A2 ^ -> ZN v	xr03d1   oai31d1   nr03d0   aoi31d1   nr02d0	0.393 0.277 0.125 0.340	6.232 6.357 6.697 6.826	10.314   10.592   10.717   11.057
10/0204   10/0414   10/0419   10/dp_pcreg_q_reg_5_	I v -> ZN ^ A2 ^ -> ZN v D v	inv0d0   inv0d0   oai22d1   dfnrq1	0.680 0.161 0.001	7.506 7.667 7.668	11.866 12.027 12.028

• The critical path (IO/cont\_statelog\_state\_reg\_3\_ → IO/dp/pcreg\_q\_reg\_5\_) (the one we found in behavioral synthesis tool) report inside the behavioral synthesis tool:

Startpoint: cont statelog state reg 3 (rising edge-triggered flip-flop clocked by clk) Endpoint: dp pcreg q reg 5 (rising edge-triggered flip-flop clocked by clk) Path Group: clk Path Type: max  Des/Clust/Port Wire Load Model Library						
Des/Clust/Port Wire Load Model  mips 4000	tsl18fs120 typ					
Point	Incr	Path				
clock clk (rise edge) clock network delay (ideal) cont statelog state reg 3 /CP (dfnrq1) cont statelog state reg 3 /Q (dfnrq1) U218/ZN (inv0d0) U391/ZN (inv0d0) U391/ZN (aoi21d1) U312/Z (aoim22d1) U317/ZN (nr02d0) U317/ZN (nr02d0) U317/ZN (oan211d1) U402/CO (ad01d0) U206/CO (cq01d0) U208/CO (cq01d0) U208/Z (mx04d0) U329/Z (xr03d1) U343/ZN (oai31d1) U343/ZN (oai31d1) U204/ZN (nr02d0) U412/ZN (aoi30d0) U412/ZN (aoi30d0) U412/ZN (inv0d0) U419/ZN (inv0d0) U419/ZN (oai22d1) dp pcreg q reg 5 /D (dfnrq1) data arrival time	0.00 0.00 0.00 0.29 0.43 1.32 0.19 1.25 0.39 0.31 0.39 0.31 0.29 0.32 0.54 0.34	0.00 0.00 r 0.29 r 0.71 f 2.03 r 2.22 f 3.47 r 3.86 r 4.36 r 4.96 r 5.29 r 5.83 f 6.17 f 6.34 r 6.44 f 6.68 r 6.79 f				
clock clk (rise edge) clock network delay (ideal) dp pcreg q reg 5 /CP (dfnrq1) library setup time data required time	0.00 0.00 -0.15	11.35 11.35				
data required time data arrival time		11.35 -7.52				
slack (MET)		3.83				

#### Summary and explanation of the differences:

(IO/cont\_statelog\_state\_reg\_2\_ → IO/dp/pcreg\_q\_reg\_2\_):

Data Arrival Time:

Physical: 7.693Behavioral: 7.51

Slack:

Physical: 4.312Behavioral: 3.84

(IO/cont\_statelog\_state\_reg\_3\_ → IO/dp/pcreg\_q\_reg\_5\_):

Data Arrival Time:

Physical: 7.668Behavioral: 7.52

Slack:

Physical: 4.360Behavioral: 3.83

We clearly can see that in the **Physical Synthesis** the values we get are higher as expected, for slack and delay, and that's because the physical synthesis takes into consideration the routing and the lengths of the metals which increase the delay, and not only from a logical point of view like we did in **Behavioral Synthesis**.

- 35. Compare maximum achievable frequency reported by each of the two tools, and explain any differences. By the way, sometimes this is the most critical, most expensive, and most time consuming question asked by VLSI design teams...
  - Behavioral synthesis:

According to Section 14, T = (Tclk-out + TpdCL + Tsetup) was calculated with the following values respectively:

$$T = 0.34 + 3.56 + 0.1 = 4 \text{ ns}$$

$$f_{max} = \frac{1}{4} = 250.00 MHZ$$

• Physical synthesis:

$$T = 0.424 + (7.668 - 0.4224) + 0.144 = 7.832 \text{ ns}$$

$$f_{max} = \frac{1}{7.832} = 127.681 MHZ$$

After the physical synthesis the delay got bigger because all the extra parameters that the tool considered like: wire resistance and delay, diffusion leakage.

#### 36. Submit the .summary file. You may need to unzip it, use the command gunzip #file.

Files are submitted.

#### 3.14

#### **BONUS:**

```
Total Standard Cell Number (cells): 384

Total Block Cell Number (cells): 0

Total I/O Pad Cell Number (cells): 292

Total Standard Cell Area (um^2): 16322.88

Total Block Cell Area (um^2): 0.00

Total I/O Pad Cell Area (um^2): 911400.00

Total Power

Total Power

Total Internal Power: 2.75083252 91.5234%

Total Switching Power: 0.24327122 8.0939%

Total Leakage Power: 0.01150114 0.3827%

Total Power: 3.00560492
```

Total Standard Cell Area =  $16322.88 \mu m^2$ 

F = 127.681 MHZ = 0.127681 GHZ

Power = 3.00560492 mW

```
FOM = \frac{f}{AxP} = \frac{0.127681\,\mathrm{GHZ}}{16322.88\mu m^2 \cdot (3.00560492\,\mathrm{mW})} = \frac{0.127681\cdot 10^9\,(\mathrm{s}^{-1})}{16322.88(10^{-6}m)^2 \cdot (3.00560492(10^{-3}\,\mathrm{W}))} = 2.6025410872105690097856404211886050435469546997660382 \times 10^{18} \left[\frac{1}{\mathrm{s} \cdot m^2 \cdot W}\right]
```