

SSD (NVMe Gen 4)

WWAN

WiFi/BT

Tiger Lake UP3 Platform

Tiger Lake UP3 Key Feature Summary

Feature	Description
Thermal (SoC)	UP3 4+2: 15W
SoC	TGL UP3 CPU (4+2) PCH - LP
CPU IO	PCIe Gen4, 4x Type-C (TBT, USB 4.0, DP), DDR4,LPDDR4x, LPDDR5, CSI, DSI, DDI, eDP
PCH-LP	12 lanes HSIO, USB2, USB 3.2, eSPI, SPI, LPSS, I2C, SMBus
Power Delivery	CPU FIVR/PCH FIVR w/discrete VR ROP USB-C PD Controller
Memory	DDR4 - Max 64GB @ 3200MT/s LPDDR4x - Max 32GB @ 4266MT/s
Storage	PCIe/SATA
Boot	SPI NOR
Discrete Graphics	Optional x4 PCIe - Hybrid Graphics support w/Hot Plug
Internal Display	eDP , MIPI DSI
External displays	4 Wired Type-C (DP/TBT) Wireless (Miracast2.0 r2) (Wi-Fi) DDI(DP, HDMI)
Wireless	Quasar CNVi w/Harrison Peak (Wi-Fi/BT) module WWAN - XMM 7560
Clocking	38.4MHz Platform Xtal
Wired COMMs	Integrated GbE w/ discrete Gbit Lan Phy

continued...


Feature	Description
Imaging	4x WF/UF 2D Camera - (13MP WF, 2MP UF, 2MP Others) Other Cameras: AutoFocus, Face Tracking, Image Biometrics
Docking/Walk-up-Port	4x Ports Max: Type-C/Type-A
Audio	3.5mm Headphone Jack, Integrated Speakers/Mic, Docking Soundwire, Intel HD Audio, I2S, USB
Sensors	Ambient Light Sensor, Gyroscope, Accelerometer, Compass, Proximity, Pressure
Misc, GPIO's	Power/Vol button/Indicator LEDs/Keyboard/Touchpad/etc

USB 2 Port6

USB 2 Port7

USB 2 Port8

USB 2 Port5



ZZ1


P/N = 188210030

PARSER\_VERSION\_1.0

PCB1

PCB, SBC-TI22, Rev 1.0

# SBC-TI22 Power Diagram



Title <Title>		
Size A3	Document Number <Doc>	Rev <Rev Code>
Date:	Monday, January 03, 2022	Sheet 1 of 41






TIGER LAKE PCH:

- The PCH provides extensive I/O support. The functions and capabilities include:
- ACPI Power Management Logic Support, Revision 5.0a
  - PCI Express Base Specification Revision 3.0
  - Integrated Serial ATA Host controller 3.2, supports data transfer rates of up to 6 Gb/s on all ports
  - USB 3.2 Gen 2x1 (10 Gb/s) eXtensible Host Controller (xHCI)
  - USB 3.2 Gen 1x1 (5 Gb/s) Dual Role (eXtensible Device Controller - xDCI) Capability
  - Serial Peripheral Interface (SPI)
  - Enhanced Serial Peripheral Interface (eSPI)
  - Flexible I/O-Allows some high speed I/O signals to be configured as PCIe or USB 3.2
  - General Purpose Input Output (GPIO)
  - Interrupt controller
  - Timer functions
  - System Management Bus (SMBus) Specification, Version 2.0
  - Integrated Clock Controller (ICC)/Real Time Clock Controller (RTCC)
  - Intel® High Definition Audio and Intel® Smart Sound Technology (Intel® SST), supporting I2S, MIPI\* SoundWire\*, and DMIC
  - Intel® Serial I/O UART Host controllers
  - Intel® Serial I/O I2C Host controllers
  - Integrated 10/100/1000 Gigabit Ethernet MAC
  - Integrated Sensor Hub (ISH)
  - Supports Intel® Rapid Storage Technology (Intel® RST)
  - Supports Intel® Active Management Technology (Intel® AMT) (AMT)
  - Supports Intel® Virtualization Technology for Directed I/O (Intel® VT-d)
  - Supports Intel® Trusted Execution Technology (Intel® TXT)
  - JTAG Boundary Scan support
  - Intel® Trace Hub (Intel® TH) and Direct Connect Interface (DCI) for debug
  - Supports Intel® CSME (CSME)
  - Supports Integrated connectivity (CNVi)



# MCP -DP\HDMI



## 5.3 Display Interfaces

**Table 33. DDI Ports Availability**

SKU	UP4 Processor Line	UP3 Processor Line
DDI A	eDP*/MIPI_0	eDP*/MIPI_0
DDI B	eDP*/DP*/HDMI*/MIPI_1	eDP*/DP*/HDMI*
TCP0	DP*/HDMI*	DP*/HDMI*
TCP1	DP*/HDMI*	DP*/HDMI*
TCP2	DP*/HDMI*	DP*/HDMI*
TCP3	N/A	DP*/HDMI*
<b>Note:</b> HBR3 supported on TCP ports only. Each of the TCP port can support DPoC* (DisplayPort* over Type-C)		

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevC>
Date:	Thursday, December 23, 2021	Sheet 3 of 41

# MEMORY CHANNEL A

## Pin Descriptions

Pin Name	Description	Pin Name	Description
A0-A16	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD/TS and register
BA0, BA1	Register bank select input	SDA	I <sup>2</sup> C serial data line for SPD/TS and register
BG0, BG1	Register bank group select input	SA0-SA2	I <sup>2</sup> C slave address select for SPD/TS and register
RAS_n <sup>2</sup>	Register row address strobe input	PAR	Register parity input
CAS_n <sup>3</sup>	Register column address strobe input	VDD	SDRAM core power
WE_n <sup>4</sup>	Register write enable input		
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines input	12V	Optional Power Supply on socket but not used on RDIMM
CKE0, CEK1	Register clock enable lines input	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	Register on-die termination control lines input	VSS	Power supply return (ground)
ACT_n	Register input for activate input	VDDSPD	Serial SPD/TS positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	Register ALERT_n output
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS9_t-TDQS17_t TDQS_c-TDQS17_c	Dummy loads for mixed populations of x4 based and x8 based RDIMMs.		
DQS0_t-DQS17_t	Data Buffer data strobes (positive line of differential pair)	RESET_n	Set Register and SDRAMs to a Known State
DBI0_n-DBI8_n	Data Bus Inversion	EVENT_n	SPD signals a thermal event has occurred
CK0_t, CK1_t	Register clock input (positive line of differential pair)	VTT	SDRAM I/O termination supply
CK0_c, CK1_c	Register clock input (negative line of differential pair)	RFU	Reserved for future use

- RAS\_n is a multiplexed function with A16.
- CAS\_n is a multiplexed function with A15.
- WE\_n is a multiplexed function with A14.



1.CKP and CKN differential signal swapping within a pair is not allowed. Also, differential clock pair to clock pair swapping within a channel is not allowed.

Data Strobes: Differential data strobe pairs. The data is captured at the crossing point of DQS during reading and write transactions.

Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQ10-DQ17; DQSU corresponds to the data on DQ00-DQ07. The data strobe DQS\_t, DQSL\_t and DQSU\_t are paired with differential signals DQS\_c, DQSL\_c, and DQSU\_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.

ODT: On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS\_t, DQS\_c and DM\_n/DBI\_n/TDQS\_t, NU/TDQS\_c (When TDQS is enabled via Mode Register A16P1 in MR11) signal for x8 configurations. For x16 configuration ODT is applied to each DQ, DQSU\_c, DQSU\_t, DQSL\_t, DQSL\_c, DMU\_n, and DMU\_c signal. The ODT pin will be ignored if MR1 is programmed to disable RTT\_NOM.

DDR0\_MA[16:0]  
Address: These signals are used to provide the multiplexed row and column address to the SDRAM.

Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. x4/x8 have BG0 and BG1 but x16 has only BG0.

Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle.

Activation Command Input: ACT\_n defines the Activation command being entered along with CS\_n. The input into RAS\_n/A16, CAS\_n/A15 and WE\_n/A14 will be considered as Row Address A16, A15 and A14.


Command and Address Parity Input : DDR4 Supports Even Parity check in DRAMs with MR setting. Once it's enabled via Register in MR5, then DRAM calculates Parity with ACT\_n, RAS\_n/A16, CAS\_n/A15, WE\_n/A14, BG0-BG1, BA0-BA1, A17-A0. Input parity should maintain at the rising edge of the clock and at the same time with command & address with CS\_n LOW.

Reference voltage for control, command, and address pins.

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date:	Thursday, December 23, 2021	Sheet 4 of 41

MEMORY CHANNEL B

AL53: DDR4\_DQ0[7]/DDR1\_DQ0[7]  
DDR channel 4(1), Byte 0, Bit 7





Catastrophic Error: This signal indicates that the system has experienced a catastrophic error and cannot continue to operate. The processor will set this signal for non-recoverable machine check errors or other unrecoverable internal errors. CATERR# is used for signaling the following types of errors: Legacy MCERRs, CATERR# is asserted for 16 BCLKs. Legacy IERRs, CATERR# remains asserted until warm cold reset.

The PROCHOT# (processor hot) signal is asserted by the processor when the TCC is active. Only a single PROCHOT# pin exists at a package level. When any DTS temperature reaches the TCC activation temperature, the PROCHOT# signal will be asserted. PROCHOT# assertion policies are independent of Adaptive Thermal Monitor enabling. The PROCHOT# signal can be configured to the following modes:

- Time Synchronization GPIO 0: Timed GPIO event for time synchronization for interfaces that do not support time synchronization natively.

The PCH supports two Timed GPIOs as native function (TIME\_SYNC) that is used to support the intended usage of the Timed GPIO function is for time synchronization purpose.

Timed GPIO can be an input or an output.

When an input, the GPIO input pin triggers the HW to capture the PCH Always Running timer (ART) value in the Time Capture register. The GPIO input must be asserted for at least two crystal oscillator clocks period in order for the event to be recognized.


When an output, the PCH generates the ART time and the software programmed time value triggers the HW to generate a GPIO output event and capture the ART time in the Time Capture register. If periodic mode is enabled, HW generates the periodic GPIO events based on the programmed interval. The GPIO output event is asserted by HW for at least two crystal oscillator clocks period.


Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
BPM#[3:0]	<b>Breakpoint and Performance Monitor Signals:</b> Outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance.	I/O	GTL	SE	UP3/UP4/H Processor Lines
PROC_PRDY#	<b>Probe Mode Ready:</b> PROC_PRDY# is a processor output used by debug tools to determine processor debug readiness.	O	OD	SE	UP3/UP4/H Processor Lines
PROC_PREQ#	<b>Probe Mode Request:</b> PROC_PREQ# is used by debug tools to request debug operation of the processor.	I	GTL	SE	UP3/UP4/H Processor Lines
PROC_TCK	<b>Test Clock:</b> This signal provides the clock input for the processor Test Bus (also known as the Test Access Port). This signal should be driven low or allowed to float during power on Reset.	I	GTL	SE	UP3/UP4/H Processor Lines
PROC_TDI	<b>Test Data In:</b> This signal transfers serial test data into the processor. This signal provides the serial input needed for JTAG specification support.	I	GTL	SE	UP3/UP4/H Processor Lines
PROC_TDO	<b>Test Data Out:</b> This signal transfers serial test data out of the processor. This signal provides the serial output needed for JTAG specification support.	O	OD	SE	UP3/UP4/H Processor Lines
PROC_TMS	<b>Test Mode Select:</b> A JTAG specification support signal used by debug tools.	I	GTL	SE	UP3/UP4/H Processor Lines
PROC_TRST#	<b>Test Reset:</b> Resets the Test Access Port (TAP) logic. This signal should be driven low during power on Reset. Refer to the appropriate processor Debug Port Design Guide (Refer to <a href="#">Section 1.10</a> , " <a href="#">Related Documents</a> ") for complete implementation details.	I	GTL	SE	UP3/UP4/H Processor Lines



Signal Name	Pull Up/Pull Down	Rail	Value
BPM#[3:0]	Pull Up/Pull Down	VCC <sub>IO</sub> _OUT	16-60 $\Omega$
PROC_PREQ#	Pull Up	VCC <sub>STG</sub>	3 K $\Omega$
PROC_TDI	Pull Up	VCC <sub>STG</sub>	3 K $\Omega$
PROC_TMS	Pull Up	VCC <sub>STG</sub>	3 K $\Omega$
PROC_TRST#	Pull Down	VCC <sub>STG</sub>	3 K $\Omega$
PROC_TCK	Pull Down	VCC <sub>STG</sub>	3 K $\Omega$
CFG[17:0]	Pull Up	VCC <sub>IO</sub> _OUT	3 K $\Omega$

Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev>
Date:	Thursday, December 23, 2021	Sheet	6 of 41










## 12.2 PCIE4 Gen4 Interface Signals


Signal Name	Description	Dir	Buffer Type	Link Type	Availability
PCIE4_RCOMP_P PCIE4_RCOMP_N	Resistance Compensation for PEG channel	I	Analog	Diff	UP3/UP4/H Processor Lines
PCIE4_TX_P[3:0] PCIE4_TX_N[3:0]	PCIE Transmit Differential Pairs	O	PCIE	Diff	UP3/UP4/H Processor Lines
PCIE4_RX_P[3:0] PCIE4_RX_N[3:0]	PCIE Receive Differential Pairs	I	PCIE	Diff	UP3/UP4/H Processor Lines

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date:	Thursday, December 23, 2021	Sheet 9 of 41





Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, January 03, 2022	Sheet 10 of 41



Sheet

11

of


41

Rev


<RevCode>

PCI Express\* Clock Output: Serial Reference 100 MHz PCIe\* specification compliant differential  
output clocks to PCIe\* devices

- CLKOUT\_PCIE\_P/N [6:0] = Can be used for PCIe\* Gen1, Gen2, and Gen3 support
- CLKOUT\_PCIE\_P/N [4, 3, 0] = Must be used for PCIe\* Gen4 support



Suspend Clock: This clock is a digitally buffered version of the RTC clock.



RTC RESET BUTTON

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, December 23, 2021	Sheet 12 of 41



**SLP\_S0#**  
S0 Sleep Control. When PCH is idle and processor is in C10 state, this pin will assert indicate VR controller can go into a light load mode. This signal can also be connected to EC for other power management related optimizations.

**SLP\_S5#**  
This signal is for power plane control. When asserted (low), it will shutoff power to all non-critical systems in S5 (Soft Off) states.

**SLP\_S4#**  
S4 Sleep Control. This signal is for power plane control. When asserted (low), it will shut-off power to all non-critical systems in S4 (Suspend to Disk) and lower (S5).

**SLP\_S3#**  
S3 Sleep Control. This signal is for power plane control. When asserted (low), it will shut-off power to all non-critical systems in S3 (Suspend to RAM) and lower (S4, S5).

**SLP\_A#**  
This signal is used to control power to devices on the platform in conjunction with the Intel® ME sub-system. This signal will be asserted in M-off state. If M3 is not supported then SLP\_A# will have the same timings as SLP\_S3#.

**SYS\_RESET#**  
When the SYS\_RESET# pin is detected as active (on signal's falling edge if de-bounce logic is disabled, or after 16 ms if 16 ms debounce logic is enabled), the PCH attempts to perform a "graceful" reset by entering a host partition reset entry sequence. Once the reset is asserted, it remains asserted for 5 to 6 ms regardless of whether the SYS\_RESET# input remains asserted or not. It cannot occur again until SYS\_RESET# has been detected inactive after the de-bounce logic, and the system is back to a full S0 state with PLTRST# inactive.

**+VCCPRTC\_3P3**  
R18  
1M,5%,0402

**INTRUDER#**  
Intruder Detect: This signal can be set to disable the system if box detected open

The PCH has an input signal, INTRUDER#, that can be attached to a switch that is activated by the system's case being open. This input has a two RTC clock debounce. If INTRUDER# goes active (after the debouncer), this will set the INTRD\_DET bit in the TCTL2 register. The INTRD\_SEL bits in the TCTL2 register can enable the PCH to cause an SMI# or interrupt. The BIOS or interrupt handler can then cause a transition to the S5 state by writing to the SLP\_EN bit.

The software can also directly read the status of the INTRUDER# signal (high or low) by clearing and then reading the INTRD\_DET bit. This allows the signal to be used as a GPI if the intruder function is not required. If the INTRUDER# signal goes inactive some point after the INTRD\_DET bit is written as a 1, then the INTRD\_DET bit will go to a 0 when INTRUDER# input signal goes inactive.

**RTC Well Input Strap Requirements**  
All RTC-well inputs (RSMRST#, RTCRST#, SRTCST#, INTRUDER#, PCH\_PWROK, DSW\_PWROK) must be either pulled up to VccRTC or pulled down to ground while in the G3 state. RTCRST#, when configured as shown in Figure 63 on page 126 meets this requirement. RSMRST# should have a weak external pull-down to ground, and INTRUDER# should have a weak external pull-up to VccRTC. This will prevent these nodes from floating in G3, and correspondingly will prevent ICORTC leakage that can cause excessive coin-cell drain. The PCH\_PWROK and DSW\_PWROK input signal should also be configured with an external weak pull-down.

**SLP\_SUS#** (High = Exist from Deep Sx)  
Deep Sx Indication: When asserted (driven low), this signal indicates PCH is in Deep Sx state where internal primary power is shut off for enhanced power saving. When de-asserted (driven high), this signal indicates exit from Deep Sx state and primary power can be applied to PCH. For non- Deep Sx, this pin also needs to use to turn on VCCPRIM 1P8 VR. This pin cannot left unconnected. Note: This is in the DSW power well.

**RSMRST#**  
R38  
10K,1%  
+3V3A  
R454  
2.21K  
+3V3A  
R358  
10K  
Q34  
Dual N,0.5A,20V  
C493  
100nF  
PLTRST#\_BUF  
PLTRST#\_Q  
PLTRST#

**DSW\_PWROK**  
Input to SoC (FPGA OUTPUT)

**SYS\_PWROK**  
Input to SoC (FPGA OUTPUT)

**PCH\_PWROK**  
Input to SoC (FPGA OUTPUT)

**INTRUDER#**  
R19  
1M,5%,0402  
C414  
100nF,25V



**SLP\_WLAN# (GPD9)**  
The PCH controls the voltage rails into the external wireless LAN PHY using the SLP\_WLAN# pin.  
• The wireless LAN PHY is always powered when the Host is running.  
• SLP\_WLAN#='1' whenever SLP\_S3#='1'.  
• If Wake on Wireless LAN (WoWLAN) is required from S3/S4/S5 states, the host BIOS must set HOST WLAN PP EN.  
• If WoWLAN is required from Deep Sx, the host BIOS must set DSW WLAN PP EN.  
• If Intel® CSME has access to the Wireless LAN device:  
– The Wireless LAN device must always be powered as long as Intel® CSME is powered.  
SLP\_WLAN#='1' whenever SLP\_A#='1'.  
– If WoWLAN is required from Deep Sx, the host BIOS must set DSW WLAN PP EN.  
– If Intel® CSME will configure SLP\_WLAN#='1' in Sx/M-Off.  
Intel® CSME configuration of SLP\_WLAN# in Sx/M-Off is dependent on Intel® CSME power policy configuration.  
When the Wireless LAN device is an integrated connectivity device (CNVi) the power to the CNVi external RF chip (CRP) must be always on. In this case the SLP\_WLAN# shall not control the CRP 3.3 V power rail.

**PLTRST#** PLTRST# = High (De-Asserted)

**Reset Behavior**  
When a reset is triggered, the PCH will send a warning message to the processor to allow the processor to attempt to complete any outstanding memory cycles and put memory into a safe state before the platform is reset. When the processor is ready, it will send an acknowledge message to the PCH. Once the message is received the PCH asserts PLTRST#.  
The PCH does not require an acknowledge message from the processor to trigger PLTRST#. A global reset will occur after four seconds if an acknowledge from the processor is not received.  
When the PCH causes a reset by asserting PLTRST#, its output signals will go to their reset states.  
A reset in which the host platform is reset and PLTRST# is asserted is called a Host Reset or Host Partition Reset. Depending on the trigger a host reset may also result in power cycling, refer to the below table for details. If a host reset is triggered and the PCH times out before receiving an acknowledge message from the processor a Global Reset with power-cycle will occur.  
A reset in which the host and Intel® CSME partitions of the platform are reset is called a Global Reset. During a Global Reset, all PCH functionality is reset except RTC Power Well backed information and Suspend well status, configuration, and functional logic for controlling and reporting the reset. Intel® CSME and Host power back up after the power-cycle period.  
Straight to S5 is another reset type where all power wells that are controlled by the SLP\_S3#, SLP\_S4#, and SLP\_A# pins, as well as SLP\_S5# and SLP\_LAN# (if pins are not configured as GPIOs), are turned off. All PCH functionality is reset except RTC Power Well backed information and Suspend well status, configuration, and functional logic for controlling and reporting the reset. The host stays there until a valid wake event occurs.

**PCH Power OK:** When asserted, PCH\_PWROK is an indication to the PCH that all of its core power rails have been stable. The platform may drive asynchronously. When PCH\_PWROK is de-asserted, the PCH asserts PLTRST#. Note: PCH\_PWROK must not glitch, even if RSMRST# is low.

**SYS\_PWROK**  
System Power OK: This generic power good input to the PCH is driven and utilized in a platform-specific manner. While PCH\_PWROK always indicates that the primary wells of the PCH are stable, SYS\_PWROK is used to inform the PCH that power is stable to some other system component(s) and the system is ready to start the exit from reset.




**WAKE#**  
WAKE #: Can be used by the LAN PHY as a wake signal.  
PCI Express\* ports can wake the platform from S4, S5, or Deep Sx using the WAKE# pin. WAKE# is treated as a wake event, but does not cause any bits to go active in the GPE\_STS register.

PCI Express\* WAKE# pin is an Output in S0ix states hence this pin cannot be used to wake up the system during S0ix states.

**BATLOW#**  
Battery Low: An input from the battery to indicate that there is insufficient power to boot the system. Assertion will prevent wake from S4/S5 states or exit from Deep Sx state. This signal can also be enabled to cause an SMI# when asserted. This signal is multiplexed with GPD0.  
Note: For any platform not using this pin functionality, this signal must be tied high to VCCPRIM\_3P3. An external pull-up resistor to VCCPRIM\_3P3 is required.

**GPD1 / ACPIPRESENT**  
Pin state during assert: In Deep Sx enabled configurations, pin is high when CPU is enabled (see ACPI\_Sx\_SLP\_S0ix state 1).

**NOP**  
NO USB-TYPE-C



**VCCSTPWROGOOD\_TCSS**  
VCCSTPWROGOOD\_TCSS: The processor requires this input signal to be asserted when the type-c subsystem requires keeping VCCST supply on (VCCST\_OVERRIDE), even when entering S3/ S4- S5 states. This signal starts as low and may change polarity only at the entry to S3/ S4- S5. If required to toggle, the signal level must always change before the de-assertion of VCCST\_PWROK signal at the Sx entry flow. This signal must have a valid level during S0 - S5 power states. S3 state is available only on H SKU.

**LAN\_WAKE#**  
LAN WAKE: LAN Wake Indicator from the GbE PHY.  
Note: LAN WAKE# functionality is only supported with Intel PHY I219. Connection of a third party LAN device's wake signal to LAN\_WAKE# is not supported.

**SLP\_A#**  
Signal asserted when the Intel CSME platform goes to M-Off or M3-PG. Depending on the platform, this pin may be used to control power to various devices that are part of the Intel CSME sub-system in the platform. If you are not using SLP\_A# for any functional purposes on your platform, or can tolerate lack of minimum assertion time, program the "SLP\_A minimum assertion width" value to the minimum. SLP\_A# functionality can be utilized on the platform via either the physical pin or via the SLP\_A# virtual wire over eSPI.

**Sx\_Exit\_Holdoff#**  
When S4/S5 is entered and SLP\_A# is asserted, Sx\_Exit\_Holdoff# can be asserted by a platform component to delay resume to S0. SLP\_A# de-assertion is an indication of the intent to resume to S0 (power up), but this will be delayed so long as Sx\_Exit\_Holdoff# is asserted. Sx\_Exit\_Holdoff# is ignored outside of an S4/S5 entry sequence with SLP\_A# asserted. With the de-assertion of RSMRST# (either from G3->S0 or DeepSx->S0), this pin is a GPIO input and must be programmed by BIOS to operate as Sx\_Exit\_Holdoff. When SLP\_A# is asserted (or it is de-asserted but Sx\_Exit\_Holdoff# is asserted), the PCH will not access SPI Flash. How a platform uses this signal is platform specific.


**Wake up on LAN / SLP\_LAN#**  
SLP\_LAN# is used to indicate when power to the LAN PHY is needed. If Host Wake On LAN or Intel® ME Wake on LAN is enabled, the SLP\_LAN# signal will remain high to keep power on to the LAN PHY. The Integrated LAN (VccLAN) rail does not need to be powered in Sx/M-Off state unless they are needed as indicated by the TGP-LP signals like SLP\_S3# and SUSPWRDNACK.

**LANPHYPC**  
LAN PHY Power Control: LANPHYPC should be connected to LAN\_DISABLE\_N on the PHY. PCH will drive LANPHYPC low to put the PHY into a low power state when functionality is not needed. Note: LANPHYPC can only be driven low if SLP\_LAN# is de-asserted.

**SLP\_LAN#**  
SLP\_LAN# is used to indicate when power to the LAN PHY is needed. If Host Wake On LAN or Intel® ME Wake on LAN is enabled, the SLP\_LAN# signal will remain high to keep power on to the LAN PHY. The Integrated LAN (VccLAN) rail does not need to be powered in Sx/M-Off state unless they are needed as indicated by the TGP-LP signals like SLP\_S3# and SUSPWRDNACK.

LAN Sub-System Sleep Control: If the Gigabit Ethernet Controller is enabled, when SLP\_LAN# is de-asserted (LOW) it indicates that the PHY device must be powered. When SLP\_LAN# is asserted, power can be shut off to the PHY device. Note: If Gigabit Ethernet Controller is statically disabled via BIOS, SLP\_LAN# will be driven low.




Title <Title>				
Size A3	Document Number <Doc>			Rev <Rev>
Date:	Thursday, December 23, 2021		Sheet	13 of 41

















**Configuration Signals:** The CFG signals have a default value of "1" if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.

Intel recommends placing test points on the board for CFG pins.

- **CFG[3], CFG[0]:** Reserved configuration lane.
- **CFG[2]: TGL UP4/UP3** Reserved
- **CFG[2]: H** PCI Express\* Static x16 Lanes Numbering Reversal.
  - 1 - (Default) Normal
  - 0 - Reversed
- **CFG[4]: eDP** enable:
  - 1 = Disabled.
  - 0 = Enabled.
- **CFG6[6:5]: TGL UP4/UP3** Reserved
- **CFG6[6:5]: H** PCI Express\* Bifurcation
  - 00 = 1 x8, 2 x4 PCI Express\*
  - 01 = reserved
  - 10 = 2 x8 PCI Express\*
  - 11 = 1 x16 PCI Express\*
- **CFG[13:7]:** Reserved configuration lanes.
- **CFG[14]:** PEG60 (PCIe4) Lane Reversal:
  - 1 - (Default) Normal
  - 0 - Reversed
- **CFG[17:15]:** Reserved configuration lanes.




**BPM#[3:0]**  
Breakpoint and Performance Monitor Signals: Outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance.

## Processor Internal Pull-Up / Pull-Down Terminations

Signal Name	Pull Up/Pull Down	Rail	Value
BPM#[3:0]	Pull Up/Pull Down	VCC <sub>IO</sub> _OUT	16-60 $\Omega$
PROC_PREQ#	Pull Up	VCC <sub>STG</sub>	3 K $\Omega$
PROC_TDI	Pull Up	VCC <sub>STG</sub>	3 K $\Omega$
PROC_TMS	Pull Up	VCC <sub>STG</sub>	3 K $\Omega$
PROC_TRST#	Pull Down	VCC <sub>STG</sub>	3 K $\Omega$
PROC_TCK	Pull Down	VCC <sub>STG</sub>	3 K $\Omega$
CFG[17:0]	Pull Up	VCC <sub>IO</sub> _OUT	3 K $\Omega$

Title			
<Title>			
Size A3	Document Number <Doc>		Rev <Rev>
Date:	Thursday, December 23, 2021	Sheet	19 of 41



# Headers



audio

Extension headers

Note: The Intel® Ethernet Connection I219 can be connected to one of the following PCI Express\* ports 7, 8 or, 9



182K16001S

# B2B Receptacle

Maximum  
Current Per  
Contact: 0.5A

Maximum  
Voltage Per  
Contact: 100V

Max Current  
Consumption is 180mA  
per I219 Device

Max Current  
Consumption is 630mA  
per I225 Device

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

USB 3.2/2  
Port 1

12.6.3 Digital Display Interface (DDI) Signals


Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDIA_TXP[3:0] DDIA_TXN[3:0] DDIB_TXP[3:0] DDIB_TXN[3:0]	<b>Digital Display Interface Transmit:</b> DisplayPort and HDMI Differential Pairs	O	DP*/HDMI	Diff	All Processor Lines.
DDIA_AUX_P DDIA_AUX_N DDIB_AUX_P DDIB_AUX_N	<b>Digital Display Interface Display Port Auxiliary:</b> Half-duplex, bidirectional channel consist of one differential pair for each channel.	I/O	DP*	Diff	

Table 38. DisplayPort\* Signals

Description	Signal Mapping			Note
	Tiger Lake Processor	Tiger Lake PCH	CRB DisplayPort* Mapping	
Main Link (Tx) <b>TX</b>	DDIX_TXP/N[3:0]	N/A	N/A	1
	TCPx_TX_P/N[1:0] and TCPx_TXRX_P/N[1:0]	N/A	N/A	2
Aux Channel <b>AUX</b>	DDIX_AUXP/N	N/A	N/A	1
	TCPx_AUX_P/N	N/A	N/A	2
Hot Plug Detect	N/A	DDSP_HPD_x	N/A	
DISP_UTILS	Recommend 50 ohm nominal trace impedance. Requires level shifting on the platform.			
DDIA_RCOMP	150 ohm +/-1% pull-down to VSS			3
TC_RCOMP	150 ohm +/-1% connected between TC_RCOMP_P and TC_RCOMP_N			4
Note:				
1. Signals names apply for DDI A/B ports.				
2. Signals names apply for TCP ports.				
3. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.				
4. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.				


Table 47. HDMI* Signals			
Description	Signal Mapping		Note
	Processor	PCH	
Main Link (Tx) <b>TX</b>	DDIX_TXP/N[3:0]	N/A	1
	TCPx_TX_P/N[0:1] and TCPP_XTRX_P/N[0:1]	N/A	2
DDC <b>DDC</b>	N/A	DDPx_CTRLCLK and DDPx_CTRLDATA	
Hot Plug Detect	N/A	DDSP_HPD_x	
DDIA_RCOMP	150 ohm +/-1% pull-down to VSS, Provide good noise isolation, Rdc<0.2 Ohm		3
TC_RCOMP	150 ohm +/-1% connected between TC_RCOMP_P and TC_RCOMP_N		4
Note:			
1. Signal names apply for DDI A/B ports.			
2. Signal names apply for TCP ports.			
3. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.			
4. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.			

DP(AUXP, AUXN) or HDMI(CTRLCLK, CTRLDATA) select for DDI\_B (according to CONFIG\_B)



SBC-TI22

DP(AUXP, AUXN) or HDMI(CTRLCLK, CTRLDATA) select for TCP0 (according to CONFIG\_0)







# DDR4 SODIMM CH A

DIMM ECC check bits  
(No Connection to MCP)

ft left -> 10100000 = 0xA0

+V\_D4CH0\_CA\_VREF

+VDDQ

R167 1K

C220 100nF

+VREF\_CH0\_CA



R168 2.2R

R169 1K

C221 22nF

VREFCA\_RC\_SODDIMA

R170 24.9R



PLACE  
C217 ON  
VTT PLANE  
CLOSE TO  
DIMM


Title <Title>		
Size A3	Document Number <Doc>	Rev <Rev Code>
Date:	Thursday, December 23, 2021	
	Sheet	23 of 41




## VCCIN AUX RAIL POWER CONVERSION



## VCCIN AUX RAIL POWER CONVERSION




## VCCIN POWER CONVERSION PHASE I



## VCCIN POWER CONVERSION PHASE II


Title		
PWR IMVP9- VCCIN PH1/PH2/PH3		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Tuesday, December 28, 2021	Sheet 26 of 41

# VCCIN\_AUX POWER CONVERSION PHASE I










Title		
PWR +V1.8A		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, December 23, 2021	Sheet 29 of 41


5V , 15A

Open-Drain Power-Good Output. PGOOD is low when the output voltage is more than 20mV (typ) below or 300mV (typ) above the target voltage (VREFIN), during soft-start and soft-shutdown. After the soft-start circuit has terminated, PGOOD becomes high impedance if the output is in regulation. PGOOD is blanked-forced high-impedance state-when a dynamic REFIN transition is detected.

PGOOD is the open-drain output that continuously monitors the output voltage for undervoltage and overvoltage conditions. PGOOD is actively held low in shutdown (EN = GND), during soft-start, and soft-shutdown. Approximately 200ps (typ) after the soft-start terminates, PGOOD becomes high impedance as long as the feedback voltage is above the UVP threshold (REFIN - 200mV) and below the OVP threshold (REFIN + 300mV). PGOOD goes low if the feedback voltage drops 200mV below the target voltage (REFIN) or rises 300mV above the target voltage (REFIN), or the SMPS controller is shut down.



Plane stitching capacitors



Title				
PWR 5V				
Size	Document Number			Rev
A3	<Doc>			<Rev>
Date:	Thursday, December 23, 2021		Sheet	30 of 41

# PCH STRAPS

## TOP SWAP OVERRIDE

GPP\_B14

The strap has a 20 kohm  $\pm$  30% internal pull-down.


0=>Disable "Top Swap" mode. (Default)  
1=>Enable "Top Swap" mode.

This inverts an address on access to SPI, so the processor fetches the alternate boot block instead of the original boot-block. PCH will invert the appropriate address lines (A[23:16]) as selected in Top Swap Block size soft strap.

1. The internal pull-down is disabled after PCH PWROK is high.
2. Software will not be able to clear the Top Swap (TS) bit (Bus0, Device31, Function0, offset DCh, bit 4) until the system is rebooted.
3. The status of this strap is readable using the Top Swap bit.
4. This signal is in the primary well.

Sampled at Rising edge of PCH\_PWROK

OK



## TLS CONFIDENTIALITY

GPP\_CS / SML0ALERT#

ME TLS Confidentiality Strap (PU)

This strap has a 20 kohm  $\pm$  30% internal pull-down.


0=>Disable Intel® CSME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)  
1=>Enable Intel® CSME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel® AMT with TLS.  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

LOW - TLS CONFIDENTIALITY DISABLE  
HIGH - TLS CONFIDENTIALITY ENABLE

Native FI if Intel SMBus ASD Mode Configuration soft strap = 1, else GP-Out; Strap read at rising edge of RSMRST#. The internal 20 kohm  $\pm$  30% pull-down is disabled after RSMRST# de-asserts.

Sampled at Rising edge of RSMRST#

OK



## NO REBOOT

GPP\_B18 / GSPi0\_MOSI

The strap has a 20 kohm  $\pm$  30% internal pull-down.  
0=>Disable "No Reboot" mode. (Default)  
1=>Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.


Notes:

1. The internal pull-down is disabled after PCH PWROK is high.
2. This signal is in the primary well.

HIGH - NO REBOOT  
LOW- REBOOT ENABLED  
WEAK INTERNAL PD 20K

Sampled at Rising edge of PCH\_PWROK


OK



## STRAP FOR SPI 1.8V/3.3V SELECTION

(NOT A GPIO)

OK



There is no internal pull-up or pull-down on the strap. An external resistor is required.  
0 = SPI voltage is 3.3 V (4.7 kohm pull-down to GND)  
1 = SPI voltage is 1.8 V (4.7 kohm pull-up to VCCDSW\_3P3)

Not sampled. This strap must always be driven to a valid logic level

## DDP3 I2C / TBT LSX2 pins VCC configuration

GPP\_D10 / ISH\_SPI\_CLK / DDP3\_CTRLDATA / TBT\_LSX2\_RXD / BSSB\_LS2\_TX / GSPi2\_CLK

Already Has 100K PU (R144) to 3V3S at the DP++ HANDLING (Page 22)


This strap has a 20 kohm  $\pm$  30% internal pull-down.

0 = DDP3 I2C / TBT\_LSX2 / BSSB\_LS2 pins at 1.8 V  
1 = DDP3 I2C / TBT\_LSX2 / BSSB\_LS2 pins at 3.3 V

Strap read at rising edge of RSMRST#. External pull-up is required if signal used as HDMI Display I2C. The internal 20 kohm  $\pm$  30% pull-down is disabled after RSMRST# de-asserts

Sampled at Rising edge of RSMRST#

OK



## SPI0\_IO2 STRAP - RSVD

PU PLACED NEXT TO SPI FLASH (U26)

## SPI0\_IO3 STRAP - RSVD

PU PLACED NEXT TO SPI FLASH (U26)

## Flash Descriptor Security Override

GPP\_R2 / HDA\_SDO / I2S0\_TXD STRAP

HIGH: OVERRIDEN

LOW: SECURITY MEASURES NOT OVERRIDEN

WEAK INTERNAL PD 20K


THIS SIGNAL IS TIED TO A JUMPER ON ATP CARD (IF JUMPER INSIDE HDA\_SDO\_ATP IS PULLED TO +3V3DSW THROUGH 1K PU)

Strap read at rising edge of PCH\_PWROK. The internal 20 kohm  $\pm$  30% pull-down is disabled after PCH\_PWROK is high.

To support Intel® ME, a SPI flash is required on the platform with sufficient space to hold system BIOS, Intel® ME firmware, Intel® Integrated Sensor Solution firmware and any additional third party data storage. The SPI flash needs to be powered in states S0 through S5, independent of Intel® ME power state.  
GPP\_R2 / HDA\_SDO / I2S0\_TXD signal is used for Flash Descriptor Security Override (which is also known as Intel® ME Debug Mode). This signal input should be tied to a jumper which connects to power through an external pull-up (1 KO  $\pm$ 5%) only. When this signal is asserted, the Flash Security gets overridden for ease of image programming.

Sampled at Rising edge of PCH\_PWROK

OK



## JTAG ODT DISABLE - GPP\_E6

GPP\_E6 / THC0\_SPI1\_RST#


This strap does not have an internal pull-up or pull-down. External pull-up is recommended  
0=> JTAG ODT is disabled  
1=> JTAG ODT is enabled

CAD NOTE:

Strap read at rising edge of RSMRST#. External pull-up is required. Recommend 100 kohm. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

PLACE R355 AND R404 CLOSE TO THE SPI SIGNAL TO AVOID STUB

OK



## USB\_OC\_CD#

10K PU at EB-TI22A

OK

## GPP\_E10 / THC0\_SPI1\_CS#

THC0\_SPI1 Chip Select: Used to select the touch devices if it is connected to THC0\_SPI1 interface.

THC NOT USED IN TENSOR-I22

CAD NOTE:

PLACE R414,R415 AND R422 CLOSE TO THE SPI SIGNAL TO AVOID STUB

OK

## GPP\_E11 / THC0\_SPI1\_CLK

THC0\_SPI1 Clock: THC0 SPI1 clock output from PCH. Supports 20 Mhz, 33 Mhz and 50 Mhz.

THC NOT USED IN TENSOR-I22

CAD NOTE:

PLACE R429,R430 AND R431 CLOSE TO THE SPI SIGNAL TO AVOID STUB

OK

## XTAL Frequency Selection


GPP\_F0 / CNV\_BRI\_DT / UART0\_RTS#

GPP\_F0 Pin is at 0 (38.4 Mhz) by the internal PD.

This strap has a 20 kohm  $\pm$  30% internal pull-down.  
0 = 38.4 MHz (default)  
1 = 24 MHz  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

Sampled at Rising edge of RSMRST#

OK



## M.2 CNVi Mode Select


GPP\_F2 / CNV\_RGI\_DT / UART0\_TXD

A weak external PU is required to disable CNVi by default. When a companion chip is connected, the required PD on the device will pull the strap low to enable CNVi.

This strap does not have an internal pull-up or pull-down. A weak external pull-up is required.  
0= Integrated CNVi enabled.  
1= Integrated CNVi disabled.  
Note: When a RF companion chip is connected to the PCH CNVi interface, the device internal pull-down resistor will pull the strap low to enable CNVi interface.

Sampled at Rising edge of RSMRST#

OK



## USB\_OC\_AB#

10K PU at EB-TI22A

OK

## BOOT STRAP - BIT 0

This strap has a 20 kohm  $\pm$  30% internal pull-down. This is bit 0 (LSB) of a total of 4-bit encoded pin straps for boot configuration.

This strap is used in conjunction with Boot Strap 1,2,3. (on GPP\_H0, GPP\_H1, GPP\_H2 respectively). 4-bit boot strap configuration encodings:

0000 = Master Attached Flash Configuration (BIOS / Intel CSME on SPI). eSPI is enabled

0010 = Master Attached Flash Configuration (BIOS / Intel CSME on SPI). eSPI is disabled

0100 = BIOS on eSPI Peripheral Channel; CSME on master attached SPI

1000 = Slave Attached Flash Configuration (BIOS / Intel CSME on eSPI attached device)

1100 = BIOS on eSPI peripheral Channel; Intel CSME on slave attached SPI.


Others: Reserved

Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.

2. This signal is in the primary well.

Strap read at rising edge of RSMRST#. The internal 20 kohm  $\pm$  30% pull-down is disabled after RSMRST# de-asserts.

OK




## BOOT STRAP - BIT 1

GPP\_H0

used for M2 PCH SSD RTD3, using AND between BUF\_PLTRST# and GPPC\_H0  
Check TL-SBC (44/270)


OK



## BOOT STRAP - BIT 2

GPP\_H1


OK



## BOOT STRAP - BIT 3

GPP\_H2

OK



Strap read at rising edge of RSMRST#. The internal 20 kohm  $\pm$  30% pull-down is disabled after RSMRST# de-asserts.

Title			
PCH STRAPS (1 OF 2)			
Size	Document Number		Rev
A3	<Doc>		<R
Date:	Thursday, December 23, 2021	Sheet 32 of 41	



PCH STRAPS

DDP1 I2C / TBT\_LSX0 pins VCC configuration

GPP\_E19 / DDP1\_CTRLDATA / TBT\_LSX0\_RXD / BSSB\_LS0\_TX

VCCPRIM\_1P8  
or  
VCCPRIM\_3P3

OK

Already Has 100K PU (R130) to 3V3S at the DP++ HANDLING (Page 21)

This strap has a 20 kohm ± 30% internal pull-down.  
0=> DDP1 I2C / TBT\_LSX0 / BSSB\_LS0 pins at 1.8 V  
1=> DDP1 I2C / TBT\_LSX0 / BSSB\_LS0 pins at 3.3 V  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

there is 2.2K PU on DDP1\_CTRLDATA

Sampled at Rising edge of RSMRST#

DDP2 I2C / TBT\_LSX1 pins VCC configuration

GPP\_E21 / DDP2\_CTRLDATA / TBT\_LSX1\_RXD / BSSB\_LS1\_TX

NOTE: BSSB - Boundary Scan Sideband Low Speed Receive 1 for debug purposes

HIGH: 3.3V

LOW: 1.8V

Already Has 100K PU (R137) to 3V3S at the DP++ HANDLING (Page 22)


**LSx Interface:**  
The PCH LSx interface enables communication between one thunderbolt controller to another. TGL UP3/UP4 supports 4 pairs of LSx signals. The LSx signals use a UART interface. It operates at a 1 MHz baud rate and shares identical electrical characteristics/routing guidelines as UART.

This strap has a 20 kohm ± 30% internal pull-down.  
0 = DDP2 I2C / TBT\_LSX1 / BSSB\_LS1 pins at 1.8 V  
1 = DDP2 I2C / TBT\_LSX1 / BSSB\_LS1 pins at 3.3 V  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

Sampled at Rising edge of RSMRST#

DBG\_PMODE

RESERVED



OK


This strap has a 20 kohm ± 30% internal pull-up.  
This strap should sample high. There should NOT be any onboard device driving it to opposite direction during strap sampling.  
Notes: 1. The internal pull-up is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

Sampled at Rising edge of RSMRST#

CPUNSSC CLOCK FREQ

GPP\_B23 / SML1ALERT# / PCHHOT# / GSP11\_CS1#

OK




This strap has a 20 kohm ± 30% internal pull-down.  
0 = 38.4 MHz clock (direct from crystal) (default)  
1 = 19.2 MHz clock (derived from 38.4 MHz crystal)  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. When used as PCHHOT# and strap low, a 150 kohm pull-up is needed to ensure it does not override the internal pull-down strap sampling.  
3. This signal is in the primary well.

GPD7

STRAP: RESERVED

OK

Strap read at rising edge of DSW\_PWR0K. The internal pull-down 20 kohm ± 30% is disabled after DSW\_PWR0K is high. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.



GPP\_F10

STRAP: RESERVED


OK

This strap has a 20 kohm ± 30% internal pull-down.  
This strap should sample LOW. There should NOT be any onboard device driving it to opposite direction during strap sampling.  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

Sampled at Rising edge of RSMRST#

PCH GLITCH ISSUE MITIGATION

RC0201



Title		
PCH STRAPS (2 OF 2)		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, December 23, 2021	Sheet 33 of 41



Peak Current: 950mA

(Connectivity - WiFi/BT)

No need for the common mode filter on USB 2.0 interface. It doesn't go outside of the box.






Diagram of a 5 Spacer SMT 2.5mm component. The component is represented by a blue cylinder with a base. A red line connects the base to a ground symbol (three horizontal lines of decreasing width). The label "J9" is to the left, and "NC" is on the base. Below the component is the text "5 Spacer SMT 2.5mm".

Communication Equipment, Cellular Modem, 5G/LTE/HSPA+/WCDMA/GNSS, Global-Band, M.2 3052 (Key B), Sierra EM9191




613B01016  
P 150/270 IN TL-SBC  
M.2 Socket 2 - Key B  
(WWAN, NO SATA)

No need for the common mode filter on USB 2.0 interface. It doesn't go outside of the box.



**CONFIG 1,2,3:**  
Tied to Ground on the WWAN M.2 module at the M.2 interface connector.

**CONFIG 0:**  
This signal is not connected on the WWAN M.2 module.






P 143/270 IN TL-SBC

980 PRO PCIe 4.0 NVMe M.2 250GB SSD

changed from H=4.2mm to H=6.7mm

changed from 182K06700S to 182K06706S

M.2 Socket 3 - Key M




A PCIe\* Lane is composed of a single pair of Transmit (TX) and Receive (RX) differential pairs, for a total of four data wires per PCIe\* Lane (such as, PCIe[3]\_TXP/PCIe[3]\_TXN and PCIe[3]\_RXP/PCIe[3]\_RXN make up PCIe Lane 3). A connection between two PCIe\* devices is known as a PCIe\* Link, and is built up from a collection of one or more PCIe\* Lanes which make up the width of the link (such as bundling 2 PCIe\* Lanes together would make a x2 PCIe\* Link). A PCIe\* Link is addressed by the lowest number PCIe\* Lane it connects to and is known as the PCIe\* Root Port (such as a x2 PCIe\* Link connected to PCIe\* Lanes 3 and 4 would be called x2 PCIe\* Root Port 3).

PCIe-GEN4

PCIe Gen4 : 16.0 GT/s = 1.969 GB/s (per lane)

LANE 0





SATA #1 (From PCH)

PCIe-GEN4 (From CPU)


SATA #1 and PCIe-GEN4 come from two different sources which have constant type of signals. It's not like SATAxPCIEx BX signals in SBC-CLH that could be SATA or PCIe.

Title		
M.2 M (SSD)		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, January 03, 2022	Sheet 37 of 41


2-Load Branch MAF Topology (Master Attached Flash)



**SPI\_IO2 & SPI\_IO3**  
External pull-up is required. Recommend 100 kohm if pulled up to 3.3 V or 75 kohm if pulled up to 1.8 V.  
This strap should sample HIGH. There should NOT be any onboard device driving it to opposite direction during strap sampling.





Connection Diagram



Truth Table

OE1	OE2	B0-B4	B5-B9	Function
L	L	A0-A4	A5-A9	Connect
L	H	A0-A4	HIGH-Z State	Connect
H	L	HIGH-Z State	A5-A9	Connect
H	H	HIGH-Z State	HIGH-Z State	Disconnect







the RIBBON ID are inputs to the GPIO EXPANDER, by default, these pins are 1 (internal 100K PU), until a ground is connected to some Ribbon ID pin in TRIP (on TEL Side)

The TX capacitors should be near the connector of the device (in TRIP case, on the TEL), and the RX capacitors will be on the device's PCB.  
If the PCIe is for a chip which is on you board, both TX and RX capacitors should be located near the device IC.


PCIE-GEN3



PCI Express\* Clock Output: Serial Reference 100 Mhz PCIe\* specification compliant differential output clocks to PCIe\* devices  
• CLKOUT\_PCIE\_P/N [6:0] = Can be used for PCIe\* Gen1, Gen2, and Gen3 support  
• CLKOUT\_PCIE\_P/N [4, 3, 0] = Must be used for PCIe\* Gen4 support




PCIE x1/SATA




USB 2.0

Figure 247. Premium PWROK Generation Flow Diagram



UN-IMPELEMNTED (VCCSTG CPU & VCCST CPU WERE MERGED TOGETHER) :



IN VOLUME: VccSTG gated by SLP\_S3#

IN Premium, VccSTG gated by {CPU\_C10\_GATE#}