

REVISIONS

REV	DESCRIPTION	DFT	DATE	CHK	DATE	APVD	DATE

TGL - UP3 RD REV1P0

PBA- K86696-300
TA - K87199-300
AA - K87196-300
PB - K89639-003


NOTES:

1. THIS SCHEMATIC DOCUMENTS THE GENERIC PRODUCT WITH ALL POSSIBLE CONFIGURATIONS. PLEASE REFER TO SPECIFIC PRODUCT PBA EPL FOR ITEMS SHOWN AS OPTIONAL IN THE SCHEMATIC.
2. RESISTORS ARE IN OHMS UNLESS OTHERWISE SPECIFIED.
3. VCC = +5V UNLESS OTHERWISE SPECIFIED.
4. * SUFFIX INDICATES ACTIVE LOW SIGNAL.
5. V SUFFIX INDICATES SIGNAL EXISTS HIERARCHICAL BLOCK.
6. THIS DOCUMENT ALSO EXISTS ON ELECTRONIC MEDIA.

BOM_RELEASE_DATE	<BOM_RELEASE_DATE>	PB_NUMBER	<PB_NUMBER>
SIGNATURE	DATE	intel 3065 BOWERS AVE SANTA CLARA, CA 95051	
DRN_BY	<DRN_BY>	<DRN_BY_DATE>	
CHK_BY	<CHK_BY>	<CHK_BY_DATE>	
ENGR_APVD	<ENGR_APVD>	<ENGR_APVD_DATE>	
CUSTOM TEXT B-PAGE			
		TITLE	
		TGL UP3 RD	
		INTEL	
		CONFIDENTIAL	
		DOCUMENT_NUMBER	<DOCUMENT_NUMBER>
		PAGE	1/73
		REV	1P0

BPAGE DRAWING

tg_u_id1
Fri Feb 28 13:40:47 2020



8

7

6

5

4

3

2

1

MODULE REV DETAILS

MODULE NAME

REV

DATE

TABLE OF CONTENTS

SHEET NO.	SHEET NAME
16	TGL-U CPU PDBOM 1 OF 2
17	TGL-U CPU PDBOM 2 OF 2
18	TGL-U PCH PD BOM 1 OF 2
19	TGL-U PCH PD BOM 2 OF 2
20	TGL-U MCP (16, 17, 18 OF 21) - GND
21	TGL-U MCP (19 OF 21) - FIVR DEBUG
22	TGL-U MCP (20 OF 21) - CPU DEBUG
23	CLOCK - RTC & CRYSTAL
24	CPU SIDE BAND SIGNALS
25	PCH GLITCH ISSUE MITIGATION
26	PCH STRAPS - 3
27	PCH STRAPS - 4
28	PCH STRAPS - 5
29	PCH STRAPS - 6
30	DDR4-SODIMM-A(1 OF 2)
31	DDR4-SODIMM-A(2 OF 2)
32	DDR4-SODIMM-B(1 OF 2)
33	DDR4-SODIMM-B(2 OF 2)
34	DDR4-SODIMM-A-PDBOM
35	DDR4-SODIMM-B-PDBOM
36	DDR4-SODIMM-VREF
37	POWER BUTTON
38	SYSTEM FLASH
39	M.2 Socket 3 Key-M Connector - SSD
40	SD CARD
41	AUDIO CODEC
42	SPEAKER MIC CONN
43	AUDIO AMPLIFIER
44	FPS AND TOUCH CONN
45	EC
46	KEYBOARD CONN & LEDS
47	TBT P1 (THUNDERBOLT)
48	TBT P1 RETIMER (1 OF 2)
49	TBT P1 RETIMER (2 OF 2)
50	TBT P0 (THUNDERBOLT)
51	TBT P0 RETIMER (1 OF 2)
52	TBT P0 RETIMER (1 OF 2)
53	PD CONTROLLER - 1 (1 OF 2)
54	PD CONTROLLER 1 (2 OF 2)
55	TYPE-A_1_RETIMER
56	TYPE-A_2_RETIMER
57	M.2 SOCKET 1 WLAN/BT MODULE KEY-E CONNECTOR
58	POWER CONVERSION-VCCIN_AUX RAIL
59	CPU RAILS - IMVP9 CONTROLLER
60	POWER CONVERSION - VCCIN
61	BATTERY CHARGER
62	POWER CONVERSION 3.3V AND 5V
63	POWER CONVERSION-VDDQ, VDD2, VPP
64	POWER RAIL - VCCSTG AND 1.8V
65	POWER RAIL-1.05, VCCST AND 1.8A
66 & 67	USER INTERFACE - CAMM/CIE/P DISPLAY
68	Power Meter - Validation Purpose only
69, 70	DEBUG SIGNAL TP's & CPU STRAPS


IMPORTANT NOTE

SHEET NO.	SHEET NAME
68	POWER METER CIRCUITS ARE ONLY FOR VALIDATION PURPOSE, FOR MASS PRODUCTION ALL THESE CIRCUIT CAN BE DELETED or MADE IT UNSTUFF
Note : 1	R153,R208, R6601, R1810, R1811, R18, R27, R61, R342, R6001 - All these SENSE resistor must be deleted for better performance and cost reduction
Note : 2	R659, R1340, R274, R4704 R8709, R8601 - All these Shunt resistor provisions are for Validation purpose (can be used for power measurement sense resistor)
Note : 3	In this design PS8811 RETIMER PART is used due to longer routing length, For routing length is lesser than 10inch design can replace the part with PS8761 (Get the latest update and design details from vendor)



BSSB
MODE
LSX TXD:BSSB RXD,LSX RXD:BSSB TXD


--	--	--



CUSTOM TEXT BPAGE




CUSTOM TEXT PAGE 2 1

BOTH CPU_POPI_RCOMP AND PCH_POPI_RCOMP RDC SHOULD BE < 0.1 OHM
MAIN ROUTE TRACE SPACING REQUIREMENT IS 300UM (SL/DSL) OR 500UM (MS)



MODULE REV DETAILS


MODULE NAME	REV	DATE



BPAGE DRAWING


tg_u_id+V3P3.7
Fri Feb 26 13:40:49 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 7	REV 1P0
-----------------------	--------------------------------------	-----------	------------




MODULE REV DETAILS

MODULE NAME	REV	DATE



CAD NOTE:

SNDW_RCOMP RDC SHOULD BE < 0.1
MIN ROUTE TRACE SPACING REQUIREMENT IS 100UM



CAD NOTE:

PCIe4 RCOMP CAPACITANCE CANNOT EXCEED 2.5PF FOR EACH NET (P AND N)
THIS INCLUDES ROUTING AND VIA CAPS

NOTE [CLOSED CHASSIS]: PCIe GEN4 CPU SSD SUPPORT IS REMOVED

BPAGE DRAWING

tg_u_rd.GND
Fri Feb 26 13:40:49 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 9	REV 1P0
-----------------------	--------------------------------------	-----------	------------


CUSTOM TEXT PAGE 2 1



tgj_u_rd.GND
Fri Feb 28 13:40:49 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 10	REV 1P0
-----------------------	--------------------------------------	------------	------------

MODULE NAME	REV	DATE




CAD NOTE:

CS1, RCOMP RDC SHOULD BE ≤ 0.5 OHM. MAIN ROUTE TRACE SPACING 200 UM.
THESE SIGNALS SHOULD BE REFERENCED TO VSS.
NOISY OR SWITCHING REFERENCES SHOULD BE AVOIDED. IF BOARD SPACE ALLOW'S, IT IS RECOMMENDED TO ADD A VSS SHIELD.
CS1, RCOMP RDC SHOULD BE < 0.5 OHM. PROVIDE GOOD NOISE ISOLATION. MAIN ROUTE TRACE SPACING 380UM.

CAD NOTE:


PLACE RESISTOR AT 12.7MM FROM THE PCH FOR CNV_BRI_DT AND CNV_RGI_DT
PLACE RESISTOR AT 12.7MM FROM THE CONNECTOR FOR CNV_BRI_RSP AND CNV_RGI_RSP
DISTANCE IN BOTH CASES CAN BE EXTENDED TO 25.4MM




BPAGE DRAWING

tgl_u_rd.GND
Fri Feb 28 13:40:50 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 11	REV 1P
-----------------------	--------------------------------------	------------	-----------








MODULE	REV	DATE
NAME		



tgj_u_rd.+V1P8.15
Fri Feb 28 13:40:51 2020

PA

REV
1P0




+VDD2_CPU


MODULE REV DETAILS

MODULE NAME	REV	DATE



47UF 0603 X2 (PRIMARY TSC)



10UF 0402 X13 (PRIMARY TSC)



1UF 0402 X8 (PRIMARY TSC)





CAD NOTE:

0603 PH ON PRIMARY SIDE; 0402 PH ON SECONDARY SIDE


VCCSTG/VCCST

DESIGN NOTE:




FINAL CAP COUNT WILL BE PUBLISHED
IN REV 0.7 IPDS. NEED TO BE CHECKED



(PRIMARY TSC)




(PRIMARY TSC)



EMC

CAD NOTE:

EMC CAPS - PLACEMENT: < 50MM AROUND THE +VDDQ SHAPE



BPAGE DRAWING

tg_u_rda1
Fri Feb 26 13:40:51 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 17	REV 1P0
-----------------------	--------------------------------------	------------	------------

MODULE REV DETAILS


MODULE NAME	REV	DATE

DESIGN NOTE:

USING 10L-T4-DS SDS (ISC) SOCKETED BOM FROM TGL-U AEP WHITE PAPER

DESIGN NOTE:

INDUCTOR IS A PLACEHOLDER PER PI BOM (0.6UH <30MOHM DCR)




+VCCA_CLKLDO_1P8

CAD NOTE:

PLACE NEAR BGA WITHIN 3MM FROM PACKAGE


+VCCDOSTO_OUT_0P85



CAD NOTE:

PLACE AS CLOSE AS POSSIBLE TO BGA


+VCCPRTC_3P3



CAD NOTE:

PLACE NEAR BGA


+VCCDSW_1P05




CAD NOTE:

PLACE AS CLOSE AS POSSIBLE TO BGA

+VCCPDSW_3P3



+VCCRTCEXT




CAD NOTE:

PLACE AS CLOSE AS POSSIBLE TO BGA

VCCPRIM_1P8


(PRIMARY TSC)



CAD NOTE:

PLACE WITHIN 3MM FROM PACKAGE EDGE NEAR


BGA_VCDPHY_1P24



CAD NOTE:

PLACE AS CLOSE AS POSSIBLE TO BGA

C2102 & C2104 ARE PLACEHOLDERS



BPAGE DRAWING

tg_v_rtl-VCCD.18
Fri Feb 26 13:40:51 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 18	REV 1P0
-----------------------	--------------------------------------	------------	------------

CUSTOM TEXT BPAGE

+VCCIN_AUX


MODULE REV DETAILS

MODULE NAME	REV	DATE


DESIGN NOTE:

USING 10L-T4-DS SDS (ISC) SOCKETED BOM FROM TGL-U AEP WHITE PAPER


220UF 7343 X 2




47UF 0805 X 6



22UF 0603 X 12




10UF 0402 X 17



EMC

CAD NOTE:


EMC CAPS - PLACEMENT: < 5MM FROM SOC'S VCCIN_AUX



BPAGE DRAWING

tg_u_r06
Fri Feb 26 13:40:51 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 19	REV 1P0
-----------------------	--------------------------------------	------------	------------



BPAGE DRAWING

bj_u_rd.GND

Fr Feb 28 13:40:52 2020

INTEL

CONFIDENTIAL

DOCUMENT_NUMBER

<DOCUMENT_NUMBER>

PAGE

20

REV

1P0

CUSTOM TEXT BPAGE


MODULE REV DETAILS

MODULE NAME	REV	DATE

NOTE: DEBUG HOOKS - CUSTOMER INVISIBLE PAGES.

DESIGN NOTE:

TP2401, TP2402, TP2403 AND TP2404 ARE FOR IFDIM SIGNALS



BPAGE DRAWING


tg_u_r6dA0d~21
Fri Feb 28 13:40:52 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 21	REV 1P0
-----------------------	--------------------------------------	------------	------------

CUSTOM TEXT BPAGE

DATE _____

TP2501 AND TP2502 ARE FOR IFDIM SIGNALS





```
SKTOCC_N -> H_PRESENT_N
CPU DETECT
```


PAGE
22

REV
1P0


MODULE REV DETAILS		
MODULE NAME	REV	DATE



RTC CRYSTAL



XTAL 38.4MHZ



CAD NOTE:

PER PDG, TOTAL LENGTH MATCHING BETWEEN XTAL_IN AND XTAL_OUT 1.27MM
NUMBER OF VIAS ALLOWED: MAX
2
GND SHIELDING TO ADJACENT SIGNALS (ESPECIALLY HSIO) IS RECOMMENDED

DESIGN NOTE:

REMOVED CHOKE AS IT WAS AN EMPTY COMPONENT AND NOT REQUIRED PER PDG

BPAGE DRAWING

tgj_u_rd.GND
Fri Feb 28 13:40:52 2020

INTEL
CONFIDENTIAL

DOCUMENT_NUMBER	<DOCUMENT_NUMBER
-----------------	------------------

PAGE
23

REV
1P0

CPU SIDEBAND SIGNALS

MODULE REV DETAILS


MODULE NAME	REV	DATE

CAD NOTE:

PLACE 'RA' CLOSE TO MCP - WITHIN 1INCH





CAD NOTE:

PLACE 'RB' AT THE END OF DIASYS CHAIN



CAD NOTE:

THESE RA RESISTORS SHOULD BE PLACED WITHIN 75MM FROM CPU



BPAGE DRAWING


tg_v_rtl-VCCS.24
Fri Feb 28 13:40:53 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 24	REV 1P0
-----------------------	--------------------------------------	------------	------------

PCH GLITCH ISSUE MITIGATION

MODULE REV DETAILS

MODULE NAME	REV	DATE



BPAGE DRAWING

tg_v_r_d_gnd
Fri Feb 28 13:40:53 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 25	REV 1P0
-----------------------	--------------------------------------	------------	------------

PCH STRAPS


MODULE REV DETAILS

MODULE NAME	REV	DATE

GPPC_B_14

8.64

FPS_RST_N



TOP SWAP OVERRIDE

HIGH- TOP SWAP ENABLED
LOW-DISABLED
WEAK INTERNAL PD 20K

DESIGN NOTE:

PULL DOWN RESISTOR (100K) RESISTOR PRESENT ON THIS NET

GPPC_C_2

7

GPPC_C2_SMB_ALERT_N




TLS CONFIDENTIALITY

LOW - TLS CONFIDENTIALITY DISABLE
HIGH - TLS CONFIDENTIALITY ENABLE
WEAK INTERNAL PD 20K

GPPC_B_18

8

GPPC_B18_UF_CAM_STROBE



NO REBOOT

HIGH - NO REBOOT
LOW- REBOOT ENABLED
WEAK INTERNAL PD 20K

CAD NOTE:

PLACE RA AND RB CLOSE TO THE SPI SIGNAL TO AVOID STUB

SPI0_MOSI_IO_0

7.4K

SPI_MOSI_IO_0



BOOT HALT

HIGH - DISABLED
LOW- ENABLED
NO INTERNAL PU/PD

BPAGE DRAWING

tg_u_r_d.GND
Fri Feb 28 13:40:54 2020


INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 26	REV 1P0
-----------------------	--------------------------------------	------------	------------

CUSTOM TEXT BPAGE

PCH STRAPS

MODULE REV DETAILS

MODULE NAME	REV	DATE




CPUNSSC CLOCK FREQ

HIGH: 19.2MHZ CLOCK FROM DIVIDER
(DERIVED FROM 38.4MHZ CRYSTAL)


LOW: 38.4MHZ CLOCK FROM DIRECT
CRYSTAL (DEFAULT)

WEAK INTERNAL PD 20K



FLASH DESCRIPTOR SECURITY OVERRIDE

HIGH: OVERRIDEN
LOW: SECURITY MEASURES NOT OVERRIDEN
WEAK INTERNAL PD 20K



XTAL SEL

0- 38.4/19.2MHZ (DEFAULT)
1- 24MHZ (25 MHZ WHEN XTAL
FREQ DIVIDER NON ZERO)
WEAK INTERNAL PD 20K

BPAGE DRAWING

tg_vu_rd+VCCP.27
Fri Feb 28 13:40:54 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 27	REV 1P0
-----------------------	--------------------------------------	------------	------------

CUSTOM TEXT BPAGE

MODULE REV DETAILS


MODULE NAME	REV	DATE

PCH STRAPS

DESIGN NOTE:


BIOS_REC IS NOT A STRAP

STRAP/GPIO NAME	DEFAULT CONFIG REQUIRED	CONFIG CHANGE IF REQ
BIOS RECOVERY	OPEN(NO BIOS REC)	CLOSED (BIOS REC)



CAD NOTE:


3 PAD



SPI 1.8V/3.3V SELECTION

LOW->3.3V
HIGH->1.8V
NO TERMINATION, NOT SAMPLED
DEFAULT 3.3V

GPPC_F_2



M.2 CNVI MODES

LOW-> INTEGRATED CNVI
ENABLE
HIGH-> INTEGRATED CNVI
DISABLE
NO INTERNAL PU/PD


BPAGE DRAWING

tg_u_r6+VIP8.28
Fri Feb 26 13:40:54 2020


INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 28	REV 1P0
-----------------------	--------------------------------------	------------	------------

CUSTOM TEXT BPAGE

TBT LSX#0 PINS VCCIO CONFIGURATION
HIGH: 3.3V
LOW: 1.8V
WEAK INTERNAL PD 20K




TBT LSX#1 PINS VCCIO CONFIGURATION
HIGH: 3.3V
LOW: 1.8V
WEAK INTERNAL PD 20K




PCH STRAPS

MODULE REV DETAILS


MODULE NAME	REV	DATE




BFX STRAP 2 -BIT3
WEAK INTERNAL PD 20K



BFX STRAP 1 -BIT1
WEAK INTERNAL PD 20K



BFX STRAP 3 -BIT4
WEAK INTERNAL PD 20K



BFX STRAP 1 -BIT2
WEAK INTERNAL PD 20K

4-BIT BOOT STRAP CONFIGURATION ENCODINGS:


0000 = MASTER ATTACHED FLASH CONFIGURATION (BIOS/CSME ON SPI).
1000 = SLAVE ATTACHED FLASH CONFIGURATION (BIOS/CSME ON ESPI ATTACHED DEVICE).
1100 = BIOS ON ESPI PERIPHERAL CHANNEL; CSME ON SLAVE ATTACHED SPI.
0100 = BIOS ON ESPI PERIPHERAL CHANNEL; CSME ON MASTER ATTACHED SPI
OTHERS: RESERVED

BPAGE DRAWING

bj_v_r_d_GND
Fri Feb 28 13:40:55 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 29	REV 1P0
-----------------------	--------------------------------------	------------	------------



--	--	--	--



2	1
CUSTOM TEXT BPAGE	

MODULE REV DETAILS


MODULE NAME	REV	DATE



INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 31	REV 1P0
-----------------------	--------------------------------------	------------	------------


MODULE REV DETAILS	
REV	DESCRIPTION
1	Initial Issue
2	Revised per comments
3	Revised per comments
4	Revised per comments
5	Revised per comments
6	Revised per comments
7	Revised per comments
8	Revised per comments
9	Revised per comments
10	Revised per comments
11	Revised per comments
12	Revised per comments
13	Revised per comments
14	Revised per comments
15	Revised per comments
16	Revised per comments
17	Revised per comments
18	Revised per comments
19	Revised per comments
20	Revised per comments
21	Revised per comments
22	Revised per comments
23	Revised per comments
24	Revised per comments
25	Revised per comments
26	Revised per comments
27	Revised per comments
28	Revised per comments
29	Revised per comments
30	Revised per comments
31	Revised per comments
32	Revised per comments
33	Revised per comments
34	Revised per comments
35	Revised per comments
36	Revised per comments
37	Revised per comments
38	Revised per comments
39	Revised per comments
40	Revised per comments
41	Revised per comments
42	Revised per comments
43	Revised per comments
44	Revised per comments
45	Revised per comments
46	Revised per comments
47	Revised per comments
48	Revised per comments
49	Revised per comments
50	Revised per comments
51	Revised per comments
52	Revised per comments
53	Revised per comments
54	Revised per comments
55	Revised per comments
56	Revised per comments
57	Revised per comments
58	Revised per comments
59	Revised per comments
60	Revised per comments
61	Revised per comments
62	Revised per comments
63	Revised per comments
64	Revised per comments
65	Revised per comments
66	Revised per comments
67	Revised per comments
68	Revised per comments
69	Revised per comments
70	Revised per comments
71	Revised per comments
72	Revised per comments
73	Revised per comments
74	Revised per comments
75	Revised per comments
76	Revised per comments
77	Revised per comments
78	Revised per comments
79	Revised per comments
80	Revised per comments
81	Revised per comments
82	Revised per comments
83	Revised per comments
84	Revised per comments
85	Revised per comments
86	Revised per comments
87	Revised per comments
88	Revised per comments
89	Revised per comments
90	Revised per comments
91	Revised per comments
92	Revised per comments
93	Revised per comments
94	Revised per comments
95	Revised per comments
96	Revised per comments
97	Revised per comments
98	Revised per comments
99	Revised per comments
100	Revised per comments

MODULE NAME	REV	DATE
----------------	-----	------



MODULE REV DETAILS

MODULE NAME	REV	DATE



D

C

B

A

D


C

B


A

PLACE THESE CAPS CLOSE TO SODIMM

VTT DECAPS





VPP DECAPS



PLACE THESE CAPS CLOSE TO SODIMM

CAD NOTE:

VDDQ DECAPS



CAD NOTE:

CAD NOTE:

8

7

6

5

4

3

2

1

TO SODIMM

VTT DECAPS

CAD NOTE:

+V_VTT_MEM

C2T2
1UF
10%
25V
XSR
0402

C1T1
1UF
10%
25V
XSR
0402

CAD NOTE:
2 CAPS PER DRAM, AS CLOSE AS POSSIBLE

C1P1
10UF
20%
6.3V
XSR
0402

CAD NOTE:

PLACED ON VTT PLANE CLOSE TO DIMM. 1 CAP STUFFED, 1 PLACEHOLDER

VPP DECAPS

+VPP_2P5U_MEM

C2T7
1UF
10%
25V
XSR
0402

C2T9
10UF
20%
6.3V
XSR
0402

CAD NOTE:
AS CLOSE AS POSSIBLE

CAD NOTE:

PLACE THESE CAPS CLOSE TO SODIMM

VDDQ DECAPS

+VDDQ

CAD NOTE:

4 CAPS NEAR EACH SIDE OF DIMM CONNECTOR CLOSE TO VDD PINS

C2P3
1UF
10%
25V
XSR
0402

C2P11
1UF
10%
25V
XSR
0402

C2P14
1UF
10%
25V
XSR
0402

C2R5
1UF
10%
25V
XSR
0402

C1P2
1UF
10%
25V
XSR
0402

C1R2
1UF
10%
25V
XSR
0402

C1P4
1UF
10%
25V
XSR
0402

C2P15
1UF
10%
25V
XSR
0402

CAD NOTE:

4 CAPS NEAR EACH SIDE OF DIMM CONNECTOR CLOSE TO VDD PINS

C2P8
10UF
20%
6.3V
XSR
0402

C2P17
10UF
20%
6.3V
XSR
0402

C2R1
10UF
20%
6.3V
XSR
0402

C2R6
10UF
20%
6.3V
XSR
0402

C1P3
10UF
20%
6.3V
XSR
0402

C1R1
10UF
20%
6.3V
XSR
0402

C1P6
10UF
20%
6.3V
XSR
0402

C1R3
10UF
20%
6.3V
XSR
0402

CAD NOTE:

PLACE THESE CAPS CLOSE TO SODIMM
OUT OF 8 DECAPS, PLACE 4 ON EACH SIDE OF SODIMM

[PAGE_TITLE=MEMORY - DDR4 SODIMM CHANNEL -BPD BOM]

BPAGE DRAWING

bj_v_r4.dgn
Fri Feb 28 13:40:56 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	<DOCUMENT_NUMBER>	35	1P0

CUSTOM TEXT BPAGE

8

7

6

5

4

3

2

1

MODULE REV DETAILS


MODULE NAME	REV	DATE

VREF CIRCUITRY

DESIGN NOTE:

DDR VREF DIFFERENT OPTIONS (OPTION 1 AND 2 IS DEFAULT)
1: VOLTAGE DIVIDER NETWORK (DEFAULT)
2: FROM PROCESSOR (DEFAULT)


CH0 CA VREF FROM PROCESSOR




CAD NOTE:

PLACE RA, RB, RC CLOSE TO THE NODE

CH1 CA VREF FROM PROCESSOR



CAD NOTE:



[PAGE_TITLE=MEMORY - DDR VREF CIRCUITRY -1 - PROCESSOR, OPTIONS]


BPAGE DRAWING

tg_v_r_d_gnd
Fri Feb 28 13:40:56 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 36	REV 1P0
-----------------------	--------------------------------------	------------	------------

CUSTOM TEXT BPAGE

POWER BUTTON



[PAGE_TITLE=POWER BUTTON]

BPAGE DRAWING

tgj_u_rd.GND
Fri Feb 28 13:40:57 2020

INTEL
CONFIDENTIAL





DOCUMENT_NUMBER	<DOCUMENT_NUMB
-----------------	----------------

PAGE	37
------	----

REV
1P0

MODULE REV DETAILS

MODULE NAME	REV	DATE



[PAGE_TITLE=SYSTEM FLASH]

BPGPAGE DRAWING


tj_u_r4.GND
Fri Feb 28 13:40:57 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 38	REV 1P0
-----------------------	--------------------------------------	------------	------------


M.2 PCIe GEN3 SSD MODULE KEY-M CONNECTOR

MODULE REV DETAILS

MODULE NAME	REV	DATE



MODULE NAME	REV	DATE



[PAGE_TITLE=AUDIO CODEC]

BPAGE DRAWING


tgf_u_rd.05
Fri Feb 28 13:40:58 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 41	REV 1P0
-----------------------	--------------------------------------	------------	------------

AUDIO - SPEAKER

MODULE REV DETAILS

MODULE NAME	REV	DATE




[PAGE_TITLE= SPEAKER MIC CONNECTOR

BPAGE DRAWING


tgf_v_rld.GND
Fri Feb 28 13:40:59 2020

INTEL	DOCUMENT_NUMBER	PAGE	REV
CONFIDENTIAL	<DOCUMENT_NUMBER>	42	1P0



FPS AND TOUCH CONNECTOR

MODULE REV DETAILS		
MODULE NAME	REV	DATE




DESIGN NOTE:
ACCELEROMETER IC IS PLACE HOLDER

BPAGE DRAWING

tgl_u_rd.GND
Fri Feb 28 13:40:59 2020





INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 44	REV 1P0
-----------------------	--------------------------------------	------------	------------



KEYBOARD CONNECTOR AND LEDS

	MODULE REV DETAILS
--	--------------------

MODULE NAME	REV	DATE
----------------	-----	------



BPAGE DRAWING

tgl_u_rd.GND
Fri Feb 28 13:41:00 2020




INTEL
CONFIDENTIAL

DOCUMENT_NUMBER	<DOCUMENT_NUMB
-----------------	----------------

PAGE	46
------	----

REV
1P0



TYPE-C TBT PORT-1




MODULE REV DETAILS		
MODULE NAME	REV	DATE

BPAGE DRAWING

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 47	REV 1P0
-----------------------	--------------------------------------	------------	------------







TYPE-C TBT PORT-0

MODULE REV DETAILS



MODULE NAME	REV	DATE



BPAGE DRAWING

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 50	REV 1P0
-----------------------	--------------------------------------	------------	------------


MODULE	REV	DATE
NAME		



RA ,RB SHOULD BE 3 PAD RESISTOR


tgl_u_rd.GND
Fri Feb 28 13:41:03 2020

REV
1P0




FLASH SHARING CONFIGURATION





CUSTOM TEXT BPAGE



CAD NOTE:
DONOT TRIPAD

CAD NOTE :

MODULE REV DETAILS	
REV	DESCRIPTION
1	Initial Release
2	Added new features
3	Fixed bugs
4	Updated documentation
5	Added new features
6	Fixed bugs
7	Updated documentation
8	Added new features
9	Fixed bugs
10	Updated documentation

DESIGN NOTE:
FOR PS8761B,DNI R124
AND R125



PAGE	REV
55	1P0

DESIGN NOTE:

BELOW RESISTOR OPTIONS SHALL BE USED
DURING PIN CONTROL MODE

CAD NOTE :


PLACE C100,C102,C104 CLOSE TO PIN 19,24,23 AND 22
PLACE C114,C115 CLOSE TO PIN 4 AND 10
PLACE C120 CLOSE TO PIN 34
PLACE C130,C134 CLOSE TO PIN 28
PLACE C7201 NEAR TO PIN 4

	MODULE REV DETAILS
--	--------------------

MODULE NAME	REV	DATE
-------------	-----	------

DESIGN NOTE:

FOR PS8761B,DNI R140
AND R142



AGE DRAWING

tgl_u_rd.0-

Fri Feb 28 13:41:04 2020

INTEL
CONFIDENTIAL


DOCUMENT_NUMBER
<DOCUMENT_NUMBER>

PAGE	REV
56	1P0

MODULE REV DETAILS

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 57	REV 1P0
-----------------------	--------------------------------------	------------	------------





CPU RAILS IMVP 9 CONTROLLER

MODULE REV DETAILS

MODULE NAME	REV	DATE

NOTE: R379 - 499K & R371 - 33K COMBINATION CAN ALSO BE USED

NEED TO REPLACE EU3 WITH VENDOR RECOMMENDED PART

VCCIN

I2C - 0X20H

DESIGN NOTE:

R376=53.6KOHM, ICCMAX=70A
R376=46.4KOHM, ICCMAX=80A

BPAGE DRAWING

tg_v_r6+VCCIN59
Fri Feb 26 13:41:05 2020

INTEL CONFIDENTIAL	DOCUMENT NUMBER <DOCUMENT_NUMBER>	PAGE 59	REV 1P0
-----------------------	--------------------------------------	------------	------------

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 60	REV 1P
-----------------------	--------------------------------------	------------	-----------



tgj_u_rd.0?
Fri Feb 28 13:41:06 2020

Figure 1 is a schematic diagram of the power supply section of the Q102. It shows a multi-stage voltage divider network. The input is +VBATA, which is connected to a series of capacitors and resistors. The first stage consists of capacitor C327 (47uF, 20V, TANT, 7343) in series with a 0 ohm resistor. This is followed by capacitor C328 (47uF, 20V, TANT, 7343) in series with a 0 ohm resistor. The next stage is capacitor C326 (47uF, 20V, TANT, 7343) in series with a 0 ohm resistor. The final stage is capacitor C372 (47uF, 20V, TANT, 7343) in series with a 0 ohm resistor. The output of this network is connected to +VBATTERY. The +VBATTERY is also connected to a network of resistors and capacitors. The network consists of resistor R221 (5%, 0201, RES) in series with resistor R220 (5%, 0201, RES). This is followed by resistor R496 (0.01, 2W, 1%, 2512) in series with resistor R2512 (1%, 2512). The output of this network is connected to +VBATTERY. A MOSFET (Q26) is shown in the feedback path from +VBATTERY to the divider network. The MOSFET is connected to the divider network through a network of resistors and capacitors. The network consists of resistor R221 (5%, 0201, RES) in series with resistor R220 (5%, 0201, RES). This is followed by resistor R496 (0.01, 2W, 1%, 2512) in series with resistor R2512 (1%, 2512). The output of this network is connected to +VBATTERY. A MOSFET (Q26) is shown in the feedback path from +VBATTERY to the divider network. The MOSFET is connected to the divider network through a network of resistors and capacitors. The network consists of resistor R221 (5%, 0201, RES) in series with resistor R220 (5%, 0201, RES). This is followed by resistor R496 (0.01, 2W, 1%, 2512) in series with resistor R2512 (1%, 2512). The output of this network is connected to +VBATTERY.







INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 62	REV 1P0
-----------------------	--------------------------------------	------------	------------

tgj_u_rd.03
Fri Feb 28 13:41:07 2020

--	--	--	--



MODULE NAME	REV	DATE
-------------	-----	------




tg_u_rd.0+
Fri Feb 28 13:41:08 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 64	REV 1P0
-----------------------	--------------------------------------	------------	------------

VCCST_CPU GENERATION

MODULE REV DETAILS


MODULE NAME	REV	DATE




When no Type-C device is connected,
VCCST_OVERRIDE=LOW

VCCST and VCCST-G Override

Figure 270. VCCST and VCCST-G Override







+VCCSTG RAIL GENERATION



POWER METER

MODULE REV DETAILS

MODULE NAME	REV	DATE




BPAGE DRAWING

lg_u_rd.0A
Fri Feb 26 13:41:09 2020

INTEL CONFIDENTIAL	DOCUMENT_NUMBER <DOCUMENT_NUMBER>	PAGE 68	REV 1P0
-----------------------	--------------------------------------	------------	------------

Note : "This circuit page only for Validation purpose- Can be removed or unstuff for mass production"





MODULE REV DETAILS

MODULE NAME	REV	DATE

CPU STRAPS


DESIGN NOTE:

THE CFG SIGNALS HAVE A DEFAULT VALUE OF "1" IF NOT TERMINATED ON THE BOARD.

CUSTOMER INVISIBLE
RESERVED STRAPS


DISPLAY PORT PRESENCE STRAP

CFG4	0:ENABLED EXTERNAL DISPLAY DEVICE CONNECTED TO EMBEDDED DISPLAY PORT 1:DISABLED; NO PHYSICAL DISPLAY PORT ATTACHED
------	--




CAD NOTE:

PLACE RA AND RB CLOSE TO THE SPI SIGNAL TO AVOID STUB



CAD NOTE:

PLACE RA AND RB CLOSE TO THE SPI SIGNAL TO AVOID STUB



BPAGE DRAWING

tj_u_r_d.GND
Fri Feb 26 13:41:09 2020

JTAG ODT DISABLE

LOW: JTAG ODT DISABLED
HIGH: JTAG ODT ENABLED

NO INTERNAL PU/PD

CONSENT STRAP

HIGH: DISABLED
LOW: ENABLED

NO INTERNAL PU/PD

FOR UNFUSED A0 SILICON STUFF PD

A0 PERSONALITY STRAP

HIGH: DISABLED
LOW: ENABLED
NO INTERNAL PU/PDXTAL INPUT FREQUENCY [0]
(HVM ONLY)00:24MHZ
01:25MHZ
10:250MHZ
11:100MHZ(QUALIFIED BY DFXTESTMODE)
NO INTERNAL PU/PDXTAL INPUT FREQUENCY [1]
(HVM ONLY)00:24MHZ
01:25MHZ
10:250MHZ
11:100MHZ(QUALIFIED BY DFXTESTMODE)
NO INTERNAL PU/PD

CAD NOTE:

PLACE RA AND RB CLOSE TO THE SPI SIGNAL TO AVOID STUB

