

SSD (NVMe Gen 4)

WWAN

WiFi/BT




Tiger Lake UP3 Platform

Tiger Lake UP3 Key Feature Summary


Feature	Description
Thermal (SoC)	UP3 4+2: 15W
SoC	TGL UP3 CPU (4+2) PCH - LP
CPU IO	PCIe Gen4, 4x Type-C (TBT, USB 4.0, DP), DDR4,LPDDR4x, LPDDR5, CSI, DSI, DDI, eDP
PCH-LP	12 lanes HSIO, USB2, USB 3.2, eSPI, SPI, LPSS, I2C, SMBus
Power Delivery	CPU FIVR/PCH FIVR w/discrete VR ROP USB-C PD Controller
Memory	DDR4 - Max 64GB @ 3200MT/s LPDDR4x - Max 32GB @ 4266MT/s
Storage	PCIe/SATA
Boot	SPI NOR
Discrete Graphics	Optional x4 PCIe - Hybrid Graphics support w/Hot Plug
Internal Display	eDP , MIPI DSI
External displays	4 Wired Type-C (DP/TBT) Wireless (Miracast2.0 r2) (Wi-Fi) DDI(DP, HDMI)
Wireless	Quasar CNVi w/Harrison Peak (Wi-Fi/BT) module WWAN - XMM 7560
Clocking	38.4MHz Platform Xtal
Wired COMMs	Integrated GbE w/ discrete Gbit Lan Phy

continued...

Feature	Description
Imaging	4x WF/UF 2D Camera - (13MP WF, 2MP UF, 2MP Others) Other Cameras: AutoFocus, Face Tracking, Image Biometrics
Docking/Walk-up-Port	4x Ports Max: Type-C/Type-A
Audio	3.5mm Headphone Jack, Integrated Speakers/Mic, Docking Soundwire, Intel HD Audio, I2S, USB
Sensors	Ambient Light Sensor, Gyroscope, Accelerometer, Compass, Proximity, Pressure
Misc, GPIO's	Power/Vol button/Indicator LEDs/Keyboard/Touchpad/etc



# SBC-TI22 Power Diagram



instead of 2V we should use VID Notation

Each processor is programmed with a maximum valid voltage identification value (VID) that is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Note that this differs from the VID employed by the processor during a power management event (Adaptive Thermal Monitor, Enhanced Intel Speed-step Technology, or low-power states).






TIGER LAKE PCH:

- The PCH provides extensive I/O support. The functions and capabilities include:
- ACPI Power Management Logic Support, Revision 5.0a
  - PCI Express Base Specification Revision 3.0
  - Integrated Serial ATA Host controller 3.2, supports data transfer rates of up to 6 Gb/s on all ports
  - USB 3.2 Gen 2x1 (10 Gb/s) eXtensible Host Controller (xHCI)
  - USB 3.2 Gen 1x1 (5 Gb/s) Dual Role (eXtensible Device Controller - xDCI) Capability
  - Serial Peripheral Interface (SPI)
  - Enhanced Serial Peripheral Interface (eSPI)
  - Flexible I/O-Allows some high speed I/O signals to be configured as PCIe or USB 3.2
  - General Purpose Input Output (GPIO)
  - Interrupt controller
  - Timer functions
  - System Management Bus (SMBus) Specification, Version 2.0
  - Integrated Clock Controller (ICC)/Real Time Clock Controller (RTCC)
  - Intel® High Definition Audio and Intel® Smart Sound Technology (Intel® SST), supporting I2S, MIPI\* SoundWire\*, and DMIC
  - Intel® Serial I/O UART Host controllers
  - Intel® Serial I/O I2C Host controllers
  - Integrated 10/100/1000 Gigabit Ethernet MAC
  - Integrated Sensor Hub (ISH)
  - Supports Intel® Rapid Storage Technology (Intel® RST)
  - Supports Intel® Active Management Technology (Intel® AMT) (AMT)
  - Supports Intel® Virtualization Technology for Directed I/O (Intel® VT-d)
  - Supports Intel® Trusted Execution Technology (Intel® TXT)
  - JTAG Boundary Scan support
  - Intel® Trace Hub (Intel® TH) and Direct Connect Interface (DCI) for debug
  - Supports Intel® CSME (CSME)
  - Supports Integrated connectivity (CNVi)



# MCP -DP\HDMI



## 5.3

## Display Interfaces

Table 33. DDI Ports Availability

SKU	UP4 Processor Line	UP3 Processor Line
DDI A	eDP*/MIPI_0	eDP*/MIPI_0
DDI B	eDP*/DP*/HDMI*/MIPI_1	eDP*/DP*/HDMI*
TCP0	DP*/HDMI*	DP*/HDMI*
TCP1	DP*/HDMI*	DP*/HDMI*
TCP2	DP*/HDMI*	DP*/HDMI*
TCP3	N/A	DP*/HDMI*
Note: HBR3 supported on TCP ports only. Each of the TCP port can support DPoC* (DisplayPort* over Type-C)		

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevC>
Date:	Thursday, December 23, 2021	Sheet 3 of 41

# MEMORY CHANNEL A



1. CKP and CKN differential signal swapping within a pair is not allowed. Also, differential clock pair to clock pair swapping within a channel is not allowed.

Chip Select: All commands are masked when CS<sub>n</sub> is registered HIGH. CS<sub>n</sub> provides for external Rank selection on systems with multiple Ranks. CS<sub>n</sub> is considered part of the command code.

1. CKP and CKN differential signal swapping within a pair is not allowed. Also, differential clock pair to clock pair swapping within a channel is not allowed.
2. DQ Bit swapping is allowed within the same byte
3. Byte Swapping is allowed within the same channel
4. DQSP and DQSN differential signal swapping within a pair is not allowed.

NOTES:

Each lane of 8bits (Byte) of Data has it's own Data Strobe

**Data Strobes:** Differential data strobe pairs. The data is captured at the crossing point of DQS during reading and write transactions.

Data Strobe: output with read data, input with write data.  
Edge-aligned with read data, centered in write data. For the x16, DQS<sub>CL</sub> corresponds to the data on DQ0-L0-DQ17; DQS<sub>BU</sub> corresponds to the data on DQ10-DQ7. The data strobe DQS<sub>CL</sub>, DQS<sub>CLT</sub> and DQS<sub>BU</sub> are paired with differential signals DQS<sub>CL</sub>, DQS<sub>CLT</sub>, and DQS<sub>BU</sub> c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.

ODT:  
On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS\_t, DQS\_c and DM\_n/DBT\_n/SDRAM\_t, NUW/TDQS\_c (When TDQS is enabled via Mode Register A11=1 in MR11 signal for X8 configurations. For x16 configuration ODT is applied to each DQ, DQS\_u\_c, DQS\_u\_t, DQS\_L\_t, DQS\_L\_c, DMU\_n, and DMU\_n signal. The ODT pin will be ignored if MR1 is programmed to disable RTT\_NOM.

→ `DDR0_MA[16:0]`  
Address: These signals are used to provide the multiplexed row and column address to the SDRAM.

Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. x4/8 have BG0 and BG1 but x16 has only BG0.

Bank Address Inputs: BA0- BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle.

Activation Command Input: ACT\_n defines the Activation command being entered along with CS\_n. The input into RAS\_n/A16, CAS\_n/A15 and WE\_n/A14 will be considered as Row Address A16, A15 and A14.

R3 Command and Address Parity Input: DDR4 Supports Even Parity check in DRAMs with MR  
475R setting. Once it's enabled via Register in MR5, then DRAM calculates Parity with ACT\_n,  
0201 RAS\_n/A16, CAS\_n/A15, WE\_n/A14, B0~BGL, BA0~BA1, A17~A0. Input parity should maintain at  
the rising edge of the clock and at the same time with command & address with CS\_n LOW.

Reference voltage for control, command, and address pins.

## Pin Descriptions


Pin Name	Description	Pin Name	Description
A0-A16	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD/TS and register
BA0, BA1	Register bank select input	SDA	I <sup>2</sup> C serial data line for SPD/TS and register
BG0, BG1	Register bank group select input	SA0-SA2	I <sup>2</sup> C slave address select for SPD/TS and register
RAS_n <sup>2</sup>	Register row address strobe input	PAR	Register parity input
CAS_n <sup>3</sup>	Register column address strobe input	VDD	SDRAM core power
WE_n <sup>4</sup>	Register write enable input		
CS0_n, CS1_n, CS2_n	DIMM Rank Select Lines Input	12V	Optional Power Supply on socket but not used on RDIMM
CKE0, CKE1	Register clock enable lines input	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	Register on-die termination control lines input	VSS	Power supply return (ground)
ACT_n	Register input for activate input	VDDSPD	Serial SPD/TS positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	Register ALERT_n output
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS9_t-TDQS17_t TDQS_c-TDQS17_c	Dummy loads for mixed populations of x4 based and x8 based RDIMMs.		
DQS0_t-DQS17_t	Data Buffer data strobes (positive line of differential pair)	RESET_n	Set Register and SDRAMs to a Known State
DBI0_n-DBI8_n	Data Bus Inversion	EVENT_n	SPD signals a thermal event has occurred
CK0_t, CK1_t	Register clock input (positive line of differential pair)	VTT	SDRAM I/O termination supply
CK0_c, CK1_c	Register clock input (negative line of differential pair)	RFU	Reserved for future use

1. RAS\_n is a multiplexed function with A16.
2. CAS\_n is a multiplexed function with A15.
3. WE\_n is a multiplexed function with A14.

Title <Title>			
Size A3	Document Number <Doc>		Rev <RevCode>
Date:	Thursday, December 23, 2021		Sheet 4 of 41

MEMORY CHANNEL B

AL53: DDR4\_DQ0[7]/DDR1\_DQ0[7]  
DDR channel 4(1), Byte 0, Bit 7





CATERR#

Catastrophic Error: This signal indicates that the system has experienced a catastrophic error and cannot continue to operate. The processor will set this signal for non-recoverable machine check errors or other unrecoverable internal errors. CATERR# is used for signaling the following types of errors: Legacy MCERRS, CATERR# is asserted for 16 BCLKs. Legacy IERRS, CATERR# remains asserted until warm or cold reset.

## PROCHOT#

The PROCHOT# (processor hot) signal is asserted by the processor when the TCC is active. Only a single PROCHOT# pin exists at a package level. When any DTS temperature reaches the TCC activation temperature, the PROCHOT# signal will be asserted. PROCHOT# assertion policies are independent of Adaptive Thermal Monitor enabling. The PROCHOT# signal can be configured to the following modes:

- Input Only: PROCHOT is driven by an external device.
- Output Only: PROCHOT is driven by processor.
- Bi-Directional: Both Processor and external device can drive PROCHOT signal

Time Synchronization GPIO 0: Timed GPIO event for time synchronization for interfaces that do not support time synchronization natively.


Time Synchronization: Used for synchronization both input (latch time when pin asserted) and output (toggle pin when programmed time is hit).

**TIME SYNC:**

The FCH supports two Timed GPIOs as native function (TIME\_SYNC) that is muxed on GPIO pins. The intent usage of the Timed GPIO function is for time synchronization purpose.

Timed GPIO can be an input or an output.

- As an input, a GPIO input event triggers the HW to capture the PCH Always Running Timer (ART) time in the Time Capture register. The GPIO input event must be asserted for at least two crystal oscillator clocks period in order for the event to be recognized.
- As an output, a match between the ART time and the software programmed time value triggers the HW to generate a GPIO output event and capture the ART time in the Time Capture register. If periodic mode is enabled, HW generates the periodic GPIO events based on the programmed interval. The GPIO output event is asserted by HW for at least two crystal oscillator clocks period.




## Processor Internal Pull-Up / Pull-Down Terminations


Signal Name	Pull Up/Pull Down	Rail	Value
BPM#[3:0]	Pull Up/Pull Down	VCC <sub>IO_OUT</sub>	16-60 Ω
PROC_PREQ#	Pull Up	VCC <sub>STG</sub>	3 KΩ
PROC_TDI	Pull Up	VCC <sub>STG</sub>	3 KΩ
PROC_TMS	Pull Up	VCC <sub>STG</sub>	3 KΩ
PROC_TRST#	Pull Down	VCC <sub>STG</sub>	3 KΩ
PROC_TCK	Pull Down	VCC <sub>STG</sub>	3 KΩ
CFG[17:0]	Pull Up	VCC <sub>IO_OUT</sub>	3 KΩ



Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
BPM#[3:0]	<b>Breakpoint and Performance Monitor Signals:</b> Outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance.	I/O	GTL	SE	UP3/UP4/H Processor Lines
PROC_PRDY#	<b>Probe Mode Ready:</b> PROC_PRDY# is a processor output used by debug tools to determine processor debug readiness.	O	OD	SE	UP3/UP4/H Processor Lines
PROC_PREQ#	<b>Probe Mode Request:</b> PROC_PREQ# is used by debug tools to request debug operation of the processor.	I	GTL	SE	UP3/UP4/H Processor Lines
PROC_TCK	<b>Test Clock:</b> This signal provides the clock input for the processor Test Bus (also known as the Test Access Port). This signal should be driven low or allowed to float during power on Reset.	I	GTL	SE	UP3/UP4/H Processor Lines
PROC_TDI	<b>Test Data In:</b> This signal transfers serial test data into the processor. This signal provides the serial input needed for JTAG specification support.	I	GTL	SE	UP3/UP4/H Processor Lines
PROC_TDO	<b>Test Data Out:</b> This signal transfers serial test data out of the processor. This signal provides the serial output needed for JTAG specification support.	O	OD	SE	UP3/UP4/H Processor Lines
PROC_TMS	<b>Test Mode Select:</b> A JTAG specification support signal used by debug tools.	I	GTL	SE	UP3/UP4/H Processor Lines
PROC_TRST#	<b>Test Reset:</b> Resets the Test Access Port (TAP) logic. This signal should be driven low during power on Reset. Refer to the appropriate processor Debug Port Design Guide (Refer to Section 1.10, "Related Documents") for complete implementation details.	I	GTL	SE	UP3/UP4/H Processor Lines

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date:	Thursday, December 23, 2021	Sheet 6 of 41










## 12.2 PCIE4 Gen4 Interface Signals


Signal Name	Description	Dir	Buffer Type	Link Type	Availability
PCIE4_RCOMP_P PCIE4_RCOMP_N	Resistance Compensation for PEG channel	I	Analog	Diff	UP3/UP4/H Processor Lines
PCIE4_TX_P[3:0] PCIE4_TX_N[3:0]	PCIE Transmit Differential Pairs	O	PCIE	Diff	UP3/UP4/H Processor Lines
PCIE4_RX_P[3:0] PCIE4_RX_N[3:0]	PCIE Receive Differential Pairs	I	PCIE	Diff	UP3/UP4/H Processor Lines

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date:	Thursday, December 23, 2021	Sheet 9 of 41





Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, January 03, 2022	Sheet 10 of 41



Title

<Title>

Size A3

Document Number



Rev <RevCode>

Date: Thursday, December 23, 2021

Sheet 11 of 41

PCI Express\* Clock Output: Serial Reference 100 MHz PCIe\* specification compliant differential output clocks to PCIe\* devices









- CLKOUT\_PCIE\_P/N [6:0] = Can be used for PCIe\* Gen1, Gen2, and Gen3 support
- CLKOUT\_PCIE\_P/N [4, 3, 0] = Must be used for PCIe\* Gen4 support



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, December 23, 2021	Sheet 12 of 41









Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev Code>
Date:	Thursday, December 23, 2021	Sheet	14 of 41

in TL-SBC: +VCCPDSW\_3P3  
is generated from  
+V3.3A\_DSW (p. 225/270)




R66:  
Opti  
ohm  
not  
stuf  
indu



Volume	Premium
VccSTG gated by SLP_S3#	VccSTG gated by {CPU_C10_GATE#}
VCC_VNNEXT_1P05 is not used	VCC_VNNEXT_1P05 is supplied by small dedicated VNN VR to bypass PCH FIVR during light load
VCC_V1P05EXT_1P05 is not used	VCC_V1P05EXT_1P05 is supplied by small dedicated V1.05A VR to bypass PCH FIVR during light load
Various system devices share load switches	Various system devices have their own independent load switches
<b>Note:</b> 1. VCC_VNNEXT_1P05 is also known as VNN BYP 2. VCC_V1P05EXT_1P05 is also known as VP105 BYP 3. Other changes may be present. Refer to the Power Map for details.	

The VCC\_VNNEXT\_1P05 (VNN\_BYF) and VCC\_V1P05EXT\_1P05 (V1P05\_BYF) are two optional dedicated voltage regulators that save platform power during low power states.




1.24 V for CNVi logic. This rail is generated internally with an LDO and needs to be routed to the motherboard for decoupling purpose only. This rail should not be driven by any motherboard power rails.

Deep Sx Well: 1.05 V. This rail is generated by on die DSW low dropout (LDO) linear regulator to supply DSW core logic.


1.05 V Primary Well: for CNVi and other internal I/O blocks.  
(Make small plane not connected to anything except these 3 balls)

**+VCCPGPPR\_3P3\_1P8:**  
Audio Power 3.3 V or 1.8 V. If powered at 3.3 V, the 3.3 V supply can come from the VCCPRIM\_3P3 supply. If powered at 1.8 V, the 1.8 V supply can come from the VCCPRIM\_1P8 supply.

p234/270 TL-SBC



VCCA CLKLDO 1P8 is supplying  
to PCH Clock. (analog supply)







Power maps are broken into two tiers: Volume and Premium. Volume focuses on cost savings with the fewest VRs and Premium focuses on the smallest solution size with the lowest power consumption. For a design focused on S0ix or Modern Standby\* power, the Premium power map is recommended. The designer may choose to implement a hybrid between Volume and Premium as long as guidelines are followed.

Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev>
Date:	Thursday, December 23, 2021	Sheet	15 of 41















12.6.3 Digital Display Interface (DDI) Signals


Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDIA_TXP[3:0] DDIA_TXN[3:0] DDIB_TXP[3:0] DDIB_TXN[3:0]	<b>Digital Display Interface Transmit:</b> DisplayPort and HDMI Differential Pairs	O	DP*/HDMI	Diff	All Processor Lines.
DDIA_AUX_P DDIA_AUX_N DDIB_AUX_P DDIB_AUX_N	<b>Digital Display Interface Display Port Auxiliary:</b> Half-duplex, bidirectional channel consist of one differential pair for each channel.	I/O	DP*	Diff	

Table 38. DisplayPort\* Signals

Description	Signal Mapping			Note
	Tiger Lake Processor	Tiger Lake PCH	CRB DisplayPort* Mapping	
Main Link (Tx) <b>TX</b>	DDIX_TXP/N[3:0]	N/A	N/A	1
	TCPx_TX_P/N[1:0] and TCPx_TXRX_P/N[1:0]	N/A	N/A	2
Aux Channel <b>AUX</b>	DDIX_AUXP/N	N/A	N/A	1
	TCPx_AUX_P/N	N/A	N/A	2
Hot Plug Detect	N/A	DDSP_HPD_x	N/A	
DISP_UTILS	Recommend 50 ohm nominal trace impedance. Requires level shifting on the platform.			
DDIA_RCOMP	150 ohm +/-1% pull-down to VSS			3
TC_RCOMP	150 ohm +/-1% connected between TC_RCOMP_P and TC_RCOMP_N			4
Note:				
1. Signals names apply for DDI A/B ports.				
2. Signals names apply for TCP ports.				
3. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.				
4. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.				


Table 47. HDMI* Signals			
Description	Signal Mapping		Note
	Processor	PCH	
Main Link (Tx) <b>TX</b>	DDIX_TXP/N[3:0]	N/A	1
	TCPx_TX_P/N[0:1] and TCPP_XTRX_P/N[0:1]	N/A	2
DDC <b>DDC</b>	N/A	DDPx_CTRLCLK and DDPx_CTRLDATA	
Hot Plug Detect	N/A	DDSP_HPD_x	
DDIA_RCOMP	150 ohm +/-1% pull-down to VSS, Provide good noise isolation, Rdc<0.2 Ohm		3
TC_RCOMP	150 ohm +/-1% connected between TC_RCOMP_P and TC_RCOMP_N		4
Note:			
1. Signal names apply for DDI A/B ports.			
2. Signal names apply for TCP ports.			
3. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.			
4. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.			

DP(AUXP, AUXN) or HDMI(CTRLCLK, CTRLDATA) select for DDI\_B (according to CONFIG\_B)




SBC-TI22

DP(AUXP, AUXN) or HDMI(CTRLCLK, CTRLDATA) select for TCP0 (according to CONFIG\_0)



DP(AUXP, AUXN) or HDMI(CTRLCLK, CTRLDATA)  
select for TCP1 (according to CONFIG\_1)



### 12.6.3 Digital Display Interface (DDI) Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDIA_TXP[3:0] DDIA_TXN[3:0] DDIB_TXP[3:0] DDIB_TXN[3:0]	<b>TX</b> Digital Display Interface Transmit: DisplayPort and HDMI Differential Pairs	O	DP*/HDMI	Diff	All Processor Lines.
DDIA_AUX_P DDIA_AUX_N DDIB_AUX_P DDIB_AUX_N	<b>AUX</b> Digital Display Interface Display Port Auxiliary: Half-duplex, bidirectional channel consist of one differential pair for each channel.	I/O	DP*	Diff	

Table 38. DisplayPort\* Signals

Description	Signal Mapping			Note
	Tiger Lake Processor	Tiger Lake PCH	CRB DisplayPort* Mapping	
Main Link (Tx) <b>TX</b>	DDIX_TXP/N[3:0]	N/A	N/A	1
	TCPX_TX_P/N[1:0] and TCPX_TXRX_P/N[1:0]	N/A	N/A	2
Aux Channel <b>AUX</b>	DDIX_AUXP/N	N/A	N/A	1
	TCPX_AUX_P/N	N/A	N/A	2
Hot Plug Detect	N/A	DDSP_HPD_x	N/A	
DISP_UTILS	Recommend 50 ohm nominal trace impedance. Requires level shifting on the platform.			
DDIA_RCOMP	150 ohm +/-1% pull-down to VSS			3
TC_RCOMP	150 ohm +/-1% connected between TC_RCOMP_P and TC_RCOMP_N			4

Note:

1. Signals names apply for DDI A/B ports.
2. Signals names apply for TCP ports.
3. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.
4. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.

DP(AUXP, AUXN) or HDMI(CTRLCLK, CTRLDATA)  
select for TCP2 (according to CONFIG\_2)




Table 47. HDMI\* Signals

Description	Signal Mapping		Note
	Processor	PCH	
Main Link (Tx) <b>TX</b>	DDIX_TXP/N[3:0]	N/A	1
	TCPX_TX_P/N[0:1] and TCPX_TXRX_P/N[0:1]	N/A	2
DDC <b>DDC</b>	N/A	DDPX_CTRLCLK and DDPX_CTRLDATA	
Hot Plug Detect	N/A	DDSP_HPD_x	
DDIA_RCOMP	150 ohm +/-1% pull-down to VSS, Provide good noise isolation, Rdc<0.2 Ohm		3
TC_RCOMP	150 ohm +/-1% connected between TC_RCOMP_P and TC_RCOMP_N		4

Note:

1. Signal names apply for DDI A/B ports.
2. Signal names apply for TCP ports.
3. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.
4. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date: Thursday, December 23, 2021	Sheet 22	of 41



Question: how to know what is the address of each SPD in each channel?  
how to set which DDR4 is CH0 and which is CH1?

DDR4 SODIMM CH A

Small Outline Dual In-line Memory Module

+VDDQ (+VDD2\_MEM / +VDD2\_CPU)

DIMM ECC check bits  
(No Connection to MCP)


the outside resistors feed value of 000 (0x00) to the 3 pins - so the SPD connected there will respond at address 0x52 (0x50 + 0x00), shifted left 1 bit and the Read/Write bit added on - so 0xA0 or 0xA1

0x50 (Hex) = 01010000  
0x50 = 01010000 -> shift left -> 10100000 = 0xA0

Memory, DDR4, SODIMM-260, 32GB, 2400MHz/2666MHz, 1.2V  
P/N: 111L63202



J2C2B

INS17151371



**NOP**

240R/1%	R174
240R/1%	R175
240R/1%	R176
240R/1%	R177
240R/1%	R178
240R/1%	R179
240R/1%	R180
240R/1%	R181



Change +VPP 2P5U MEM to +VPP

place as  
close as  
possible to  
DRAM.





Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date:	Thursday, December 23, 2021	Sheet 24 of 41

## VCCIN AUX RAIL POWER CONVERSION




## VCCIN AUX RAIL POWER CONVERSION






# VCCIN\_AUX POWER CONVERSION PHASE I









5V , 15A

Open-Drain Power-Good Output. PGOOD is low when the output voltage is more than 20mV (typ) below or 300mV (typ) above the target voltage (VREFIN), during soft-start and soft-shutdown. After the soft-start circuit has terminated, PGOOD becomes high impedance if the output is in regulation. PGOOD is blanked-forced high-impedance state-when a dynamic REFIN transition is detected.

PGOOD is the open-drain output that continuously monitors the output voltage for undervoltage and overvoltage conditions. PGOOD is actively held low in shutdown (EN = GND), during soft-start, and soft-shutdown. Approximately 200ps (typ) after the soft-start terminates, PGOOD becomes high impedance as long as the feedback voltage is above the UVP threshold (REFIN - 200mV) and below the OVP threshold (REFIN + 300mV). PGOOD goes low if the feedback voltage drops 200mV below the target voltage (REFIN) or rises 300mV above the target voltage (REFIN), or the SMPS controller is shut down.



Plane stitching capacitors



Title			PWR 5V		
Size	A3	Document Number			Rev
		<Doc>			<RevCode>
Date:	Thursday, December 23, 2021			Sheet	30 of 41



# PCH STRAPS

## TOP SWAP OVERRIDE

GPP\_B14


The strap has a 20 kohm  $\pm$  30% internal pull-down.

0=>Disable "Top Swap" mode. (Default)  
1=>Enable "Top Swap" mode.

This inverts an address on access to SPI, so the processor fetches the alternate boot block instead of the original boot-block. PCH will invert the appropriate address lines (A[23:16]) as selected in Top Swap Block size soft strap.

1. The internal pull-down is disabled after PCH PWROK is high.
2. Software will not be able to clear the Top Swap (TS) bit (Bus0, Device31, Function0, offset DCh, bit 4) until the system is rebooted.
3. The status of this strap is readable using the Top Swap bit.
4. This signal is in the primary well.

Sampled at Rising edge of PCH\_PWROK



## TLS CONFIDENTIALITY

GPP\_CS / SML0ALERT#

ME TLS Confidentiality Strap (PU)


This strap has a 20 kohm  $\pm$  30% internal pull-down.

0=>Disable Intel® CSME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)  
1=>Enable Intel® CSME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel® AMT with TLS.  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

LOW - TLS CONFIDENTIALITY DISABLE  
HIGH - TLS CONFIDENTIALITY ENABLE

Native FI if Intel SMBus ASD Mode Configuration soft strap = 1, else GP-Out; Strap read at rising edge of RSMRST#. The internal 20 kohm  $\pm$  30% pull-down is disabled after RSMRST# de-asserts.

Sampled at Rising edge of RSMRST#



## NO REBOOT

GPP\_B18 / GSPi0\_MOSI

The strap has a 20 kohm  $\pm$  30% internal pull-down.


0=>Disable "No Reboot" mode. (Default)  
1=>Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

Notes:

1. The internal pull-down is disabled after PCH PWROK is high.
2. This signal is in the primary well.

HIGH - NO REBOOT  
LOW- REBOOT ENABLED  
WEAK INTERNAL PD 20K

Sampled at Rising edge of PCH\_PWROK




## STRAP FOR SPI 1.8V/3.3V SELECTION

(NOT A GPIO)

There is no internal pull-up or pull-down on the strap. An external resistor is required.  
0 = SPI voltage is 3.3 V (4.7 kohm pull-down to GND)  
1 = SPI voltage is 1.8 V (4.7 kohm pull-up to VCCDSW\_3P3)

Not sampled. This strap must always be driven to a valid logic level



## DDP3 I2C / TBT LSX2 pins VCC configuration

GPP\_D10 / ISH\_SPI\_CLK / DDP3\_CTRLDATA / TBT\_LSX2\_RXD / BSSB\_LS2\_TX / GSPi2\_CLK

Already Has 100K PU (R144) to 3V3S at the DP++ HANDLING (Page 22)

This strap has a 20 kohm  $\pm$  30% internal pull-down.  
0 = DDP3 I2C / TBT\_LSX2 / BSSB\_LS2 pins at 1.8 V  
1 = DDP3 I2C / TBT\_LSX2 / BSSB\_LS2 pins at 3.3 V

Strap read at rising edge of RSMRST#. External pull-up is required if signal used as HDMI Display I2C. The internal 20 kohm  $\pm$  30% pull-down is disabled after RSMRST# de-asserts

Sampled at Rising edge of RSMRST#

OK

VCCPRIM\_1P8 or VCCPRIM\_3P3

## JTAG ODT DISABLE - GPP\_E6


GPP\_E6 / THC0\_SPI1\_RST#

This strap does not have an internal pull-up or pull-down. External pull-up is recommended  
0=> JTAG ODT is disabled  
1=> JTAG ODT is enabled

CAD NOTE:

Strap read at rising edge of RSMRST#. External pull-up is required. Recommend 100 kohm. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

PLACE R355 AND R404 CLOSE TO THE SPI SIGNAL TO AVOID STUB



## SPI0\_IO2 STRAP - RSVD

PU PLACED NEXT TO SPI FLASH (U26)

## USB\_OC\_CD#

10K PU at EB-TI22A

OK

## M.2 CNVi Mode Select


GPP\_F2 / CNV\_RGI\_DT / UART0\_TXD

A weak external PU is required to disable CNVi by default. When a companion chip is connected, the required PD on the device will pull the strap low to enable CNVi.

This strap does not have an internal pull-up or pull-down. A weak external pull-up is required.  
0= Integrated CNVi enabled.  
1= Integrated CNVi disabled.  
Note: When a RF companion chip is connected to the PCH CNVi interface, the device internal pull-down resistor will pull the strap low to enable CNVi interface.

Sampled at Rising edge of RSMRST#

OK



## SPI0\_IO3 STRAP - RSVD

PU PLACED NEXT TO SPI FLASH (U26)

## GPP\_E10 / THC0\_SPI1\_CS#

THC0\_SPI1 Chip Select: Used to select the touch devices if it is connected to THC0\_SPI1 interface.

THC NOT USED IN TENSOR-I22

CAD NOTE:

PLACE R414, R415 AND R422 CLOSE TO THE SPI SIGNAL TO AVOID STUB

OK

## USB\_OC\_AB#


10K PU at EB-TI22A

OK

## BOOT STRAP - BIT 3

GPP\_H2

Strap read at rising edge of RSMRST#. The internal 20 kohm  $\pm$  30% pull-down is disabled after RSMRST# de-asserts.



## Flash Descriptor Security Override

GPP\_R2 / HDA\_SDO / I2S0\_TXD STRAP

HIGH: OVERRIDEN  
LOW: SECURITY MEASURES NOT OVERRIDEN


WEAK INTERNAL PD 20K

THIS SIGNAL IS TIED TO A JUMPER ON ATP CARD (IF JUMPER INSIDE HDA\_SDO\_ATP IS PULLED TO +3V3DSW THROUGH 1K PU)

Strap read at rising edge of PCH\_PWROK. The internal 20 kohm  $\pm$  30% pull-down is disabled after PCH\_PWROK is high.

To support Intel® ME, a SPI flash is required on the platform with sufficient space to hold system BIOS, Intel® ME firmware, Intel® Integrated Sensor Solution firmware and any additional third party data storage. The SPI flash needs to be powered in states S0 through S5, independent of Intel® ME power state.  
GPP\_R2 / HDA\_SDO / I2S0\_TXD signal is used for Flash Descriptor Security Override (which is also known as Intel® ME Debug Mode). This signal input should be tied to a jumper which connects to power through an external pull-up (1 KO  $\pm$  5%) only. When this signal is asserted, the Flash Security gets overridden for ease of image programming.

Sampled at Rising edge of PCH\_PWROK



## GPP\_E11 / THC0\_SPI1\_CLK

THC0\_SPI1 Clock: THC0 SPI1 clock output from PCH. Supports 20 Mhz, 33 Mhz and 50 Mhz.

CAD NOTE:

PLACE R429, R430 AND R431 CLOSE TO THE SPI SIGNAL TO AVOID STUB


OK

## BOOT STRAP - BIT 0

This strap has a 20 kohm  $\pm$  30% internal pull-down. This is bit 0 (LSB) of a total of 4-bit encoded pin straps for boot configuration.  
This strap is used in conjunction with Boot Strap 1,2,3. (on GPP\_H0, GPP\_H1, GPP\_H2 respectively).  
4-bit boot strap configuration encodings:  
0000 = Master Attached Flash Configuration (BIOS / Intel CSME on SPI). eSPI is enabled

0010 = Master Attached Flash Configuration (BIOS / Intel CSME on SPI). eSPI is disabled  
0100 = BIOS on eSPI Peripheral Channel; CSME on master attached SPI  
1000 = Slave Attached Flash Configuration (BIOS / Intel CSME on eSPI attached device)  
1100 = BIOS on eSPI peripheral Channel; Intel CSME on slave attached SPI.  
Others: Reserved  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

Strap read at rising edge of RSMRST#. The internal 20 kohm  $\pm$  30% pull-down is disabled after RSMRST# de-asserts.




## BOOT STRAP - BIT 1

VCCPRIM\_1P8 or VCCPRIM\_3P3

used for M2 PCH SSD RTD3, using AND between BUF\_PLTRST# and GPPC\_H0  
Check TL-SBC (44/270)


OK



## BOOT STRAP - BIT 2

GPP\_H1

OK



OK

Title			PCH STRAPS (1 OF 2)		
Size	A3	Document Number	<Doc>		Rev
Date:	Thursday, December 23, 2021		Sheet	32	of 41

PCH STRAPS

DDP1 I2C / TBT\_LSX0 pins VCC configuration

GPP\_E19 / DDP1\_CTRLDATA / TBT\_LSX0\_RXD / BSSB\_LS0\_TX

VCCPRIM\_1P8  
or  
VCCPRIM\_3P3

OK

Already Has 100K PU (R130) to 3V3S at the DP++ HANDLING (Page 21)

This strap has a 20 kohm ± 30% internal pull-down.  
0=> DDP1 I2C / TBT\_LSX0 / BSSB\_LS0 pins at 1.8 V  
1=> DDP1 I2C / TBT\_LSX0 / BSSB\_LS0 pins at 3.3 V  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

there is 2.2K PU on DDP1\_CTRLDATA

Sampled at Rising edge of RSMRST#

DDP2 I2C / TBT\_LSX1 pins VCC configuration

GPP\_E21 / DDP2\_CTRLDATA / TBT\_LSX1\_RXD / BSSB\_LS1\_TX

NOTE: BSSB - Boundary Scan Sideband Low Speed Receive 1 for debug purposes

HIGH: 3.3V

LOW: 1.8V

Already Has 100K PU (R137) to 3V3S at the DP++ HANDLING (Page 22)


**LSx Interface:**  
The PCH LSx interface enables communication between one thunderbolt controller to another. TGL UP3/UP4 supports 4 pairs of LSx signals. The LSx signals use a UART interface. It operates at a 1 MHz baud rate and shares identical electrical characteristics/routing guidelines as UART.

This strap has a 20 kohm ± 30% internal pull-down.  
0 = DDP2 I2C / TBT\_LSX1 / BSSB\_LS1 pins at 1.8 V  
1 = DDP2 I2C / TBT\_LSX1 / BSSB\_LS1 pins at 3.3 V  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

Sampled at Rising edge of RSMRST#

DBG\_PMODE

RESERVED



OK


This strap has a 20 kohm ± 30% internal pull-up.  
This strap should sample high. There should NOT be any onboard device driving it to opposite direction during strap sampling.  
Notes: 1. The internal pull-up is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

Sampled at Rising edge of RSMRST#

CPUNSSC CLOCK FREQ

GPP\_B23 / SML1ALERT# / PCHHOT# / GSP11\_CS1#

OK




This strap has a 20 kohm ± 30% internal pull-down.  
0 = 38.4 MHz clock (direct from crystal) (default)  
1 = 19.2 MHz clock (derived from 38.4 MHz crystal) Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. When used as PCHHOT# and strap low, a 150 kohm pull-up is needed to ensure it does not override the internal pull-down strap sampling.  
3. This signal is in the primary well.

GPD7

STRAP: RESERVED

OK

Strap read at rising edge of DSW\_PWR0K. The internal pull-down 20 kohm ± 30% is disabled after DSW\_PWR0K is high. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.



GPP\_F10

STRAP: RESERVED


OK

This strap has a 20 kohm ± 30% internal pull-down.  
This strap should sample LOW. There should NOT be any onboard device driving it to opposite direction during strap sampling.  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.




Sampled at Rising edge of RSMRST#

PCH GLITCH ISSUE MITIGATION

RC0201



Title		
PCH STRAPS (2 OF 2)		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, December 23, 2021	Sheet 33 of 41



Peak Current: 950mA

(Connectivity - WiFi/BT)

No need for the common mode filter on USB 2.0 interface. It doesn't go outside of the box.






Diagram of a 5 Spacer SMT 2.5mm component. The component is represented by a blue cylinder with a base. A red line connects the base to a ground symbol (three horizontal lines of decreasing width). The label "J9" is to the left, and "NC" is on the base. Below the component is the text "5 Spacer SMT 2.5mm".




Communication Equipment, Cellular  
Modem, 5G/LTE/HSPA+/WCDMA/GNSS,  
Global-Band, M.2 3052 (Key B),  
Sierra EM9191




### nanoSIM\_2 with detect (w/o tray)



### nanoSIM\_1 with detect (w/o tray)



### Spacers for Key-B & Key-M Heatsink




P 143/270 IN TL-SBC

980 PRO PCIe 4.0 NVMe M.2 250GB SSD

changed from H=4.2mm to H=6.7mm

changed from 182K06700S to 182K06706S

M.2 Socket 3 - Key M




A PCIe\* Lane is composed of a single pair of Transmit (TX) and Receive (RX) differential pairs, for a total of four data wires per PCIe\* Lane (such as, PCIe[3]\_TXP/PCIe[3]\_TXN and PCIe[3]\_RXP/PCIe[3]\_RXN make up PCIe Lane 3). A connection between two PCIe\* devices is known as a PCIe\* Link, and is built up from a collection of one or more PCIe\* Lanes which make up the width of the link (such as bundling 2 PCIe\* Lanes together would make a x2 PCIe\* Link). A PCIe\* Link is addressed by the lowest number PCIe\* Lane it connects to and is known as the PCIe\* Root Port (such as a x2 PCIe\* Link connected to PCIe\* Lanes 3 and 4 would be called x2 PCIe\* Root Port 3).

PCIe-GEN4

PCIe Gen4 : 16.0 GT/s = 1.969 GB/s (per lane)

LANE 0



SATA #1 (From PCH)

PCIe-GEN4 (From CPU)

SATA #1 and PCIe-GEN4 come from two different sources which have constant type of signals. It's not like SATAxPCIEx BX signals in SBC-CLH that could be SATA or PCIe.

Title		
M.2 M (SSD)		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, January 03, 2022	Sheet 37 of 41

FPT tool locks access to change SPI firmware and allows only BIOS change

FROM MCP

**BUS SWITCH**

FROM ATP (EDGE CONNECTOR)

SPI\_MOSI  
SPI\_MISO  
SPI\_CS0  
SPI\_CLK

SPI\_ATP\_CLK  
SPI\_ATP\_CS0  
SPI\_ATP\_SO  
SPI\_ATP\_SI

OE1 = 3.299V , OE2=0V  
OE1 = 300mV (Low), OE2=3.3V

SPI\_ATP\_CTRL#

+5V  
+3V3A  
+5V SPI SW  
+5V\_LDO  
+3V3DSW


R361 100K  
C385 100nF  
R362 100k  
R359 0R  
R360 0R  
U25 Bus switch, 3384  
Q33 NDS335N.3A  
R370 100k  
R371 10k  
R372 10k

OE1  
OE2  
GND

SPI ATP CNTR P

RDS\_ON 100mOhm


OE ViH\_Min = 2 V  
OE ViL\_Max = 0.8


[illegible]

$\overline{OE}_1$	1	24	$V_{CC}$
$B_0$	2	23	$B_9$
$A_0$	3	22	$A_9$
$A_1$	4	21	$A_8$
$B_1$	5	20	$B_8$
$B_2$	6	19	$B_7$
$A_2$	7	18	$A_7$
$A_3$	8	17	$A_6$
$B_3$	9	16	$B_6$
$B_4$	10	15	$B_5$
$A_4$	11	14	$A_5$
GND	12	13	$\overline{OE}_2$

$\overline{\text{OE}}_1$	$\overline{\text{OE}}_2$	$\text{B}_0\text{--B}_4$	$\text{B}_5\text{--B}_9$	Function
L	L	$\text{A}_0\text{--A}_4$	$\text{A}_5\text{--A}_9$	Connect
L	H	$\text{A}_0\text{--A}_4$	HIGH-Z State	Connect
H	L	HIGH-Z State	$\text{A}_5\text{--A}_9$	Connect
H	H	HIGH-Z State	HIGH-Z State	Disconnect

Title SPI FLASH/TPM			
Size A3	Document Number <Doc>		Rev <Rev>
Date:	Thursday, December 23, 2021	Sheet 38	of 41







the RIBBON ID are inputs to the GPIO EXPANDER, by default, these pins are 1 (internal 100K PU), until a ground is connected to some Ribbon ID pin in TRIP (on TEL Side)

The TX capacitors should be near the connector of the device (in TRIP case, on the TEL), and the RX capacitors will be on the device's PCB.  
If the PCIe is for a chip which is on you board, both TX and RX capacitors should be located near the device IC.


PCIE-GEN3



PCI Express\* Clock Output: Serial Reference 100 Mhz PCIe\* specification compliant differential output clocks to PCIe\* devices  
• CLKOUT\_PCIE\_P/N [6:0] = Can be used for PCIe\* Gen1, Gen2, and Gen3 support  
• CLKOUT\_PCIE\_P/N [4, 3, 0] = Must be used for PCIe\* Gen4 support




PCIE x1/SATA




USB 2.0



Figure 247. Premium PWROK Generation Flow Diagram



UN-IMPELEMNTED (VCCSTG CPU & VCCST CPU WERE MERGED TOGETHER) :



IN VOLUME: VccSTG gated by SLP\_S3#  
IN Premium, VccSTG gated by {CPU\_C10\_GATE#}

