


EB-T122A

Display Interfaces

DDI Ports Availability

SKU	UP4 Processor Line	UP3 Processor Line
DDI A	eDP*/MIPI_0	eDP*/MIPI_0
DDI B	eDP*/DP*/HDMI*/MIPI_1	eDP*/DP*/HDMI*
TCP0	DP*/HDMI*	DP*/HDMI*
TCP1	DP*/HDMI*	DP*/HDMI*
TCP2	DP*/HDMI*	DP*/HDMI*
TCP3	N/A	DP*/HDMI*

Note: HBR3 supported on TCP ports only.
Each of the TCP port can support DPeC* (DisplayPort* over Type-C).




This connector is DP++ so we delete the CTRLCLK and CTRLDATA from the signal setting

USB 3.2 GEN 2 OVERCURRENT INDICATOR
USB 2.0 OVERCURRENT INDICATOR

PULLUP V3.3S close to MCP

Header

80x2, 0.635mm pitch



Use TL-PD03 p1045000
table 48: DDI port
signal mapping to the
HDMI connector

mini DP ++ 2

for this Face Module, this
port is for DP as the option
CTRLDATA and CTRLCLK
has been deleted from the
signal names in EB-T122A
Connector because they
belong to HDMI.

CONFIG PIN:
HIGH - HDMI
LOW - DP

DP_0_PIN13 (CONFIG pin) is pulled
down by an 1M resistor (on SBC).
To effectively pull it up we need to
raise it to at least 2V (inverter min
VIH). The pull up and pull down
resistors form a voltage divider. So
anything less than 0.65M should do
it. I picked 470K to be sure.

HDMI PORT 2

CONFIG PIN:
HIGH - HDMI
LOW - DP

for this Face Module, this
port is for HDMI, so the
option AUXP and AUXN
has been deleted from the
signal names in EB-T122A
Connector because they
belong to HDMI.

mini DP++ 1

for this Face Module, this
port is for DP as the option
CTRLDATA and CTRLCLK
has been deleted from the
signal names in EB-T122A
Connector because they
belong to HDMI.

CONFIG PIN:
HIGH - HDMI
LOW - DP

HDMI PORT 1

CONFIG PIN:
HIGH - HDMI
LOW - DP

for this Face Module, this
port is for HDMI, so the
option AUXP and AUXN
has been deleted from the
signal names in EB-T122A
Connector because they
belong to HDMI.

ZZ1
P/N = 188Z10030
PARSER_VERSION_1.0

PCB1
PCB: EB-T122A, Rev 1.0

CompuLab			
Huybers 17, Yokneam			
Title			
FT.ED-USB3PCV4			
Size			
C	Document Number		Rev
1			1
Date: Saturday, September 11, 2021			
Sheet 1 of 5			

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDIA_TXP[3:0] DDIA_TXN[3:0] DDIB_TXP[3:0] DDIB_TXN[3:0]	Digital Display Interface Transmit: DisplayPort and HDMI Differential Pairs	O	DP*/HDMI	Diff	All Processor Lines.
DDIA_AUX_P DDIA_AUX_N DDIB_AUX_P DDIB_AUX_N	Digital Display Interface Display Port Auxiliary: Half-duplex, bidirectional channel consist of one differential pair for each channel.	I/O	DP*	Diff	




Table 49. DDI Port Signal Mapping for HDMI*

Description	Signal Mapping	
	DDI	HDMI
Main Link (Tx)	DDI_TX0	HDMI Data_2
	DDI_TX1	HDMI Data_1
	DDI_TX2	HDMI Data_0
	DDI_TX3	HDMI CLK
Note: Apply to DDIA/B ports only		

Note: Apply to DDIA/B ports only




Table 47. HDMI* Signals

Description	Signal Mapping		Note
	Processor	PCH	
Main Link (Tx)	DDIX_TXP_P/N[3:0]	N/A	1
	TCPx_TX_P/N[0:1] and TCPx_TXRX_P/N[0:1]	N/A	2
DDC	N/A	DDPx_CTRLCLK and DDPx_CTRLDATA	
Hot Plug Detect	N/A	DDSP_HPD_x	
DDIA_RCOMP	150 ohm +/-1% pull-down to VSS, Provide good noise isolation, Rdc<0.2 Ohm		3
TC_RCOMP	150 ohm +/-1% connected between TC_RCOMP_P and TC_RCOMP_N		4

Note:

- Signal names apply for DDI A/B ports.
- Signal names apply for TCP ports.
- Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.
- Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.

Note:

1. Signal names apply for DDI A/B ports.
2. Signal names apply for TCP ports.
3. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.
4. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.




Table 48. TCP Port Signal Mapping for HDMI*

Description	Signal Mapping	
	TCP	HDMI
Main Link (Tx)	TCP_TX0	HDMI Data_2
	TCP_TX1	HDMI Data_0
	TCP_TXRX0	HDMI Data_1
	TCP_TXRX1	HDMI CLK
Note: Apply to TCP ports only.		

Note: Apply to TCP ports only.

Table 39. TCP Port Signal Mapping For DisplayPort*

Description	Signal Mapping	
	DDI	DP++
Main Link (Tx)	TCP_TX0	DP Lane_0
	TCP_TX1	DP Lane_2
	TCP_TXRX0	DP Lane_1
	TCP_TXRX1	DP Lane_3
Note: Apply to TCP ports only.		








Table 38. DisplayPort* Signals

Description	Signal Mapping			Note
	Tiger Lake Processor	Tiger Lake PCH	CRB DisplayPort* Mapping	
Main Link (Tx)	DDIx_TXP/N[3:0]	N/A	N/A	1
	TCPx_TX_P/N[1:0] and TCPx_TXRX_P/N[1:0]	N/A	N/A	2
	DDIx_AUXP/N	N/A	N/A	1
Aux Channel	TCPx_AUX_P/N	N/A	N/A	2
Hot Plug Detect	N/A	DDSP_HPDP_x	N/A	
DISP_UTILS	Recommend 50 ohm nominal trace impedance. Requires level shifting on the platform.			
DDIA_RCOMP	150 ohm +/-1% pull-down to VSS			3
TC_RCOMP	150 ohm +/-1% connected between TC_RCOMP_P and TC_RCOMP_N			4

Note:

1. Signals names apply for DDI A/B ports.
2. Signals names apply for TCP ports.
3. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.
4. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.



Keep
Shor
And
Wide

[illegible]

The diagram illustrates the internal wiring of an RJ-45 connector for two LAN ports. The connector is labeled 'RJ-45 Conn. 2.5 G. YDS' and has a 'SHIELD' terminal at the bottom. The wiring is organized into two main sections: LAN 1 and LAN 2.

LAN 1: This section is connected to the top two pins of the RJ-45 connector. It includes a 100Mbit/s LED (R65) and a 1000F 475R (R66) for LAN1 LED1 and LAN1 LED2. The wiring is labeled 'LAN1 LED LNKW ACT 475R (R65)' and 'LAN1 LED1 +V3_3M_LAN'. The LED1 is connected to pin A12 (L1) and the LED2 is connected to pin A14 (L4). The LED2 is also connected to pin A13 (L3) via a 'NOP' (Not Output Pin) connection.

LAN 2: This section is connected to the bottom two pins of the RJ-45 connector. It includes a 100Mbit/s LED (R69) and a 1000F 475R (R71) for LAN2 LED1 and LAN2 LED2. The wiring is labeled 'LAN2 TXLEDW 1' and 'LAN2 LED1 L22 LINKRX'. The LED1 is connected to pin B13 (L6) and the LED2 is connected to pin B14 (L8). The LED2 is also connected to pin B13 (L6) via a 'NOP' (Not Output Pin) connection.

The diagram also shows the internal wiring of the RJ-45 connector, including the shield and the RJ-45 Conn. 2.5 G. YDS.

Title				<Title>
Size A2	Document Number <Doc>			Rev <Rev>
Date:	Saturday, September 11, 2021		Sheet	5 of 5