

SSD (NVMe Gen 4)

USB 2 Port6

USB 2 Port7

USB 2 Port8

USB 2 Port5

TRIP 1 & 2:

FT.CA-LAN4
FT.C-LAN2
FT.EC-USB2V4
FT.ED-USB3PCIV4
FT.F-M2NVME
FT.HA-SER1
FT.H-SER4
FT.I-M2B
FT.J-M2E
FT.L-PCIEmini
FT.M-TBT2
FT.N-PCIEx16
FT.Q-CAN
FT.S-GPIO
FT.T-SATA1
FT.U-POE2
FT.W-OPLN2

WWAN

WiFi/BT


Tiger Lake UP3 Platform

Tiger Lake UP3 Key Feature Summary

Feature	Description
Thermal (SoC)	UP3 4+2: 15W
SoC	TGL UP3 CPU (4+2) PCH - LP
CPU IO	PCIe Gen4, 4x Type-C (TBT, USB 4.0, DP), DDR4, LPDDR4x, LPDDR5, CSI, DSI, DDI, eDP
PCH-LP	12 lanes HSIO, USB2, USB 3.2, eSPI, SPI, LPSS, I2C, SMBus
Power Delivery	CPU FIVR/PCH FIVR w/discrete VR ROP USB-C PD Controller
Memory	DDR4 - Max 64GB @ 3200MT/s LPDDR4x - Max 32GB @ 4266MT/s
Storage	PCIe/SATA
Boot	SPI NOR
Discrete Graphics	Optional x4 PCIe - Hybrid Graphics support w/Hot Plug
Internal Display	eDP, MIPI DSI
External displays	4 Wired Type-C (DP/TBT) Wireless (Miracast2.0 r2) (Wi-Fi) DDI(DP, HDMI)
Wireless	Quasar CNVi w/Harrison Peak (Wi-Fi/BT) module WWAN - XMM 7560
Clocking	38.4MHz Platform Xtal
Wired COMMS	Integrated GbE w/ discrete Gbit Lan Phy

continued...

Feature	Description
Imaging	4x WF/UF 2D Camera - (13MP WF, 2MP UF, 2MP Others) Other Cameras: AutoFocus, Face Tracking, Image Biometrics
Docking/Walk-up-Port	4x Ports Max: Type-C/Type-A
Audio	3.5mm Headphone Jack, Integrated Speakers/Mic, Docking Soundwire, Intel HD Audio, I2S, USB
Sensors	Ambient Light Sensor, Gyroscope, Accelerometer, Compass, Proximity, Pressure
Misc, GPIO's	Power/Vol button/Indicator LEDs/Keyboard/Touchpad/etc



ZZ1

P/N = 188Z10030

PARSER_VERSION_1.0

PCB1

PCB, SBC-T122, Rev 1.0


Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, November 15, 2021	Sheet 1 of 41

TIGER LAKE PCH:

The PCH provides extensive I/O support. The functions and capabilities include:

- ACPI Power Management Logic Support, Revision 5.0a
- PCI Express Base Specification Revision 3.0
- Integrated Serial ATA Host controller 3.2, supports data transfer rates of up to 6 Gb/s on all ports
- USB 3.2 Gen 2x1 (10 Gb/s) eXtensible Host Controller (xHCI)
- USB 3.2 Gen 1x1 (5 Gb/s) Dual Role (eXtensible Device Controller - xDCI) Capability
- Serial Peripheral Interface (SPI)
- Enhanced Serial Peripheral Interface (eSPI)
- Flexible I/O--Allows some high speed I/O signals to be configured as PCIe or USB 3.2
- General Purpose Input Output (GPIO)
- Interrupt controller
- Timer functions
- System Management Bus (SMBus) Specification, Version 2.0
- Integrated Clock Controller (ICC)/Real Time Clock Controller (RTCC)
- Intel® High Definition Audio and Intel® Smart Sound Technology (Intel® SST), supporting I2S, MIPI* SoundWire*, and DMIC
- Intel® Serial I/O UART Host controllers
- Intel® Serial I/O I2C Host controllers
- Integrated 10/100/1000 Gigabit Ethernet MAC
- Integrated Sensor Hub (ISH)
- Supports Intel® Rapid Storage Technology (Intel® RST)
- Supports Intel® Active Management Technology (Intel® AMT) (AMT)
- Supports Intel® Virtualization Technology for Directed I/O (Intel® VT-d)
- Supports Intel® Trusted Execution Technology (Intel® TXT)
- JTAG Boundary Scan support
- Intel® Trace Hub (Intel® TH) and Direct Connect Interface (DCI) for debug
- Supports Intel® CSME (CSME)
- Supports Integrated connectivity (CNVi)

MCP -DP\HDMI



5.3

Display Interfaces


Table 33.

DDI Ports Availability

SKU	UP4 Processor Line	UP3 Processor Line
DDI A	eDP*/MIPI_0	eDP*/MIPI_0
DDI B	eDP*/DP*/HDMI*/MIPI_1	eDP*/DP*/HDMI*
TCP0	DP*/HDMI*	DP*/HDMI*
TCP1	DP*/HDMI*	DP*/HDMI*
TCP2	DP*/HDMI*	DP*/HDMI*
TCP3	N/A	DP*/HDMI*
Note: HBR3 supported on TCP ports only. Each of the TCP port can support DPoC* (DisplayPort* over Type-C)		

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevC>
Date:	Monday, November 15, 2021	Sheet 3 of 41

MEMORY CHANNEL A



1.CKP and CKN differential signal swapping within a pair is not allowed. Also, differential clock pair to clock pair swapping within a channel is not allowed.
2.DQ Bit swapping is allowed within the same byte
3.Byte Swapping is allowed within the same channel
4.QDSP and QDSN differential signal swapping within a pair is not allowed.

NOTES:
Each lane of 8bits (Byte) of Data has it's own Data Strobe

1.CKP and CKN differential signal swapping within a pair is not allowed. Also, differential clock pair to clock pair swapping within a channel is not allowed.

Chip Select: All commands are masked when CS n is registered HIGH. CS n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code.

Data Strobes: Differential data strobe pairs. The data is captured at the crossing point of DQS during reading and write transactions.
Data Strobe: output with read data, input with write data.
Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQ10-DQ17; DQSU corresponds to the data on DQ00-DQ07. The data strobe DQS_t, DQSL_t and DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.

ODT: On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS_t, DQS_c and DM_n/DBI_n/TDQS_t, NU/TDQS_c (When TDQS is enabled via Mode Register A16P1 in MR11) signal for x8 configurations. For x16 configuration ODT is applied to each DQ, DQSU_c, DQSU_t, DQSL_t, DQSL_c, DMU_n, and DMU_n signal. The ODT pin will be ignored if MR1 is programmed to disable RTT_NOM.

DDR0_MA[16:0]
Address: These signals are used to provide the multiplexed row and column address to the SDRAM.

Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. x4/x8 have BG0 and BG1 but x16 has only BG0.

Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle.

Activation Command Input: ACT_n defines the Activation command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15 and WE_n/A14 will be considered as Row Address A16, A15 and A14.

Command and Address Parity Input : DDR4 Supports Even Parity check in DRAMs with MR setting. Once it's enabled via Register in MR5, then DRAM calculates Parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG0-BG1, BA0-BA1, A17-A0. Input parity should maintain at the rising edge of the clock and at the same time with command & address with CS_n LOW.
Reference voltage for control, command, and address pins.

Pin Descriptions


Pin Name	Description	Pin Name	Description
A0-A16	SDRAM address bus	SCL	I ² C serial bus clock for SPD/TS and register
BA0, BA1	Register bank select input	SDA	I ² C serial data line for SPD/TS and register
BG0, BG1	Register bank group select input	SA0-SA2	I ² C slave address select for SPD/TS and register
RAS_n ²	Register row address strobe input	PAR	Register parity input
CAS_n ³	Register column address strobe input	VDD	SDRAM core power
WE_n ⁴	Register write enable input		
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines input	12V	Optional Power Supply on socket but not used on RDIMM
CKE0, CKE1	Register clock enable lines input	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	Register on-die termination control lines input	VSS	Power supply return (ground)
ACT_n	Register input for activate input	VDDSPD	Serial SPD/TS positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	Register ALERT_n output
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS9_t-TDQS17_t, TDQS_c-TDQS17_c	Dummy loads for mixed populations of x4 based and x8 based RDIMMs.		
DQS0_t-DQS17_t	Data Buffer data strobes (positive line of differential pair)	RESET_n	Set Register and SDRAMs to a Known State
DBI0_n-DBI8_n	Data Bus Inversion	EVENT_n	SPD signals a thermal event has occurred
CK0_t, CK1_t	Register clock input (positive line of differential pair)	VTT	SDRAM I/O termination supply
CK0_c, CK1_c	Register clock input (negative line of differential pair)	RFU	Reserved for future use

- RAS_n is a multiplexed function with A16.
- CAS_n is a multiplexed function with A15.
- WE_n is a multiplexed function with A14.

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date:	Monday, November 15, 2021	Sheet 4 of 41

MEMORY CHANNEL B

AL53: DDR4_DQ0[7]/DDR1_DQ0[7]
DDR channel 4(1), Byte 0, Bit 7



CATERR#

Catastrophic Error: This signal indicates that the system has experienced a catastrophic error and cannot continue to operate. The processor will set this signal for non-recoverable machine check errors or other unrecoverable internal errors. CATERR# is used for signaling the following types of errors: Legacy MCERRs, CATERR# is asserted for 16 BCLKs. Legacy IERRs, CATERR# remains asserted until warm or cold reset.

PROCHOT#


The PROCHOT# (processor hot) signal is asserted by the processor when the TCC is active. Only a single PROCHOT# pin exists at a package level. When any DTS temperature reaches the TCC activation temperature, the PROCHOT# signal will be asserted. PROCHOT# assertion policies are independent of Adaptive Thermal Monitor enabling. The PROCHOT# signal can be configured to the following modes:

- Input Only: PROCHOT is driven by an external device.
- Output Only: PROCHOT is driven by processor.
- Bi-Directional: Both Processor and external device can drive PROCHOT signal

Time Synchronization GPIO 0: Timed GPIO event for time synchronization for interfaces that do not support time synchronization natively.


Time Synchronization: Used for synchronization both input (latch time when pin asserted) and output (toggle pin when programmed time is hit).

TIME_SYNC:
The PCH supports two Timed GPIOs as native function (TIME_SYNC) that is muxed on GPIO pins. The intent usage of the Timed GPIO function is for time synchronization purpose.
Timed GPIO can be an input or an output.
• As an input, a GPIO input event triggers the HW to capture the PCH Always Running Timer (ART) time in the Time Capture register. The GPIO input event must be asserted for at least two crystal oscillator clocks period in order for the event to be recognized.
• As an output, a match between the ART time and the software programmed time value triggers the HW to generate a GPIO output event and capture the ART time in the Time Capture register. If periodic mode is enabled, HW generates the periodic GPIO events based on the programmed interval. The GPIO output event is asserted by HW for at least two crystal oscillator clocks period.




EAR_N:
Stall CPU reset sequence until de-asserted:
- 1 = (Default) Normal Operation; No stall.
- 0 = Stall

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, November 15, 2021	Sheet 6 of 41



vPro
CL_DATA
Wi-Fi* CLINK host bus data for discrete connectivity with CLINK support (Intel® vPro™). Optional to connect to a Wi-Fi* CLINK data pin on the Intel® vPro™ Wi-Fi* module.

CL_CLK
Wi-Fi* CLINK host bus clock for discrete connectivity with CLINK support (Intel® vPro™). Optional to connect to a Wi-Fi* CLINK clock pin on the Intel® vPro™ Wi-Fi* module.



SMB ALWAYS
SMB_CLK
SMB_DATA

SML0CLK & SML0DATA
System Management Link clock signal interface to Intel® Ethernet Connection I219. Refer to System Management Interface and SMLink for details on the SML0CLK signal.
Note: The Intel® Ethernet Connection I219 connects to SML0CLK signal.


FUNCTIONALITY:
The SMLink interfaces are controlled by the Intel® CSME.
SMLink0 is mainly used for integrated LAN. When an Intel LAN PHY is connected to SMLink0, a soft strap must be set to indicate that the PHY is connected to SMLink0. The interface will be running at the frequency of up to 1 MHz depending on different factors such as board routing or bus loading when the Fast Mode is enabled using a soft strap.
SMLink1 can be used with an Embedded Controller (EC) or Baseboard Management Controller (BMC). Both SMLink0 and SMLink1 support up to 1 MHz.

SUSACK# & SUSWARN#:
This function is only applicable to platforms supporting Deep Sleep Wells.
This pin asserts low when the PCH is planning to enter the Deep Sx power state and remove Primary power (using SLP_SUS#). The EC/ motherboard control logic must observe edges on this pin, preparing for Primary well power loss on a falling edge and preparing for Prim well related activity (host/Intel ME wakes and runtime events) on a rising edge. SUSACK# must be driven to match SUSWARN# once the above preparation is complete. SUSACK# should be asserted within a minimal amount of time from SUSWARN# assertion as no wake events are supported if SUSWARN# is asserted but SUSACK# is not asserted. Platforms supporting Deep Sx, but not wishing to participate in the handshake during wake and Deep Sx entry may tie SUSACK# to SUSWARN#.

BUS SWITCH

When OE is HIGH, the switch is ON and Port A is connected to Port B. When OE is LOW, the switch is OPEN and a high-impedance state exists between the two ports.
when we are in sleep: SLP_S3# = 0, in that case we don't want to pass anything.

the value of resistors affects the transition speed, but here the total resistance is close to 2.2K. if we put 1M pull-up, it's close to disconnection.




SMB SLEEP
SMB_CLK_S
SMB_DATA_S
Goes to DDR4 SODDIMM


when a SLAVE supply power is cut-off we want to make sure it doesn't have pull-up because that could cause a leakage.

A situation from past experience: a certain device didn't have supply power but it's SMBus did have power and it didn't turn-on.



TL-PDG P.189/507
SMBus / SMLink Connectivity (Advanced TCO Mode)



Title <Title>		
Size A3	Document Number <Doc>	Rev <Rev Code>
Date:	Monday, November 15, 2021	Sheet 7 of 41




Title			
<Title>			
Size	Document Number		Rev
A3	<Doc>		<RevCode>
Date:	Monday, November 15, 2021		Sheet 8 of 41




12.2 PCIE4 Gen4 Interface Signals

Signal Name	Description	Dir	Buffer Type	Link Type	Availability
PCIE4_RCOMP_P PCIE4_RCOMP_N	Resistance Compensation for PEG channel	I	Analog	Diff	UP3/UP4/H Processor Lines
PCIE4_TX_P[3:0] PCIE4_TX_N[3:0]	PCIE Transmit Differential Pairs	O	PCIE	Diff	UP3/UP4/H Processor Lines
PCIE4_RX_P[3:0] PCIE4_RX_N[3:0]	PCIE Receive Differential Pairs	I	PCIE	Diff	UP3/UP4/H Processor Lines

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date:	Monday, November 15, 2021	Sheet 9 of 41



- CLKOUT_PCIE_P/N [6:0] = Can be used for PCIe* Gen1, Gen2, and Gen3 support
- CLKOUT_PCIE_P/N [4, 3, 0] = Must be used for PCIe* Gen4 support



Title <Title>			
Size A3	Document Number <Doc>		Rev <RevCode>
Date:	Monday, November 15, 2021		Sheet 12 of 41

SLP_S0#
S0 Sleep Control. When PCH is idle and processor is in C10 state, this pin will assert indicate VR controller can go into a light load mode. This signal can also be connected to EC for other power management related optimizations.


SLP_S5#
This signal is for power plane control. When asserted (low), it will shutoff power to all non-critical systems in S5 (Soft Off) states.

SLP_S4#
S4 Sleep Control. This signal is for power plane control. When asserted (low), it will shut-off power to all non-critical systems in S4 (Suspend to Disk) and lower (S5).

SLP_S3#
S3 Sleep Control. This signal is for power plane control. When asserted (low), it will shut-off power to all non-critical systems in S3 (Suspend to RAM) and lower (S4, S5).

SLP_A#
This signal is used to control power to devices on the platform in conjunction with the Intel® ME sub-system. This signal will be asserted in M-off state. If M3 is not supported then SLP_A# will have the same timings as SLP_S3#.

SYS_RESET#
When the SYS_RESET# pin is detected as active (on signal's falling edge if de-bounce logic is disabled, or after 16 ms if 16 ms debounce logic is enabled), the PCH attempts to perform a "graceful" reset by entering a host partition reset entry sequence. Once the reset is asserted, it remains asserted for 5 to 6 ms regardless of whether the SYS_RESET# input remains asserted or not. It cannot occur again until SYS_RESET# has been detected inactive after the de-bounce logic, and the system is back to a full S0 state with PLTRST# inactive.




The PCH has an input signal, INTRUDER#, that can be attached to a switch that is activated by the system's case being open. This input has a two RTC clock debounce. If INTRUDER# goes active (after the debouncer), this will set the INTRD_DET bit in the TCTL2 register. The INTRD_SEL bits in the TCTL2 register can enable the PCH to cause an SMI# or interrupt. The BIOS or interrupt handler can then cause a transition to the S5 state by writing to the SLP_EN bit.

The software can also directly read the status of the INTRUDER# signal (high or low) by clearing and then reading the INTRD_DET bit. This allows the signal to be used as a GPI if the intruder function is not required. If the INTRUDER# signal goes inactive some point after the INTRD_DET bit is written as a 1, then the INTRD_DET bit will go to a 0 when INTRUDER# input signal goes inactive.


RTC-Well Input Strap Requirements
All RTC-well inputs (RSMRST#, RTCSRST#, SRTCSTST#, INTRUDER#, PCH_PWROK, DSW_PWROK) must be either pulled up to VccRTC or pulled down to ground while in the G3 state. RTCSRST#, when configured as shown in Figure 63 on page 126 meets this requirement. RSMRST# should have a weak external pull-down to ground, and INTRUDER# should have a weak external pull-up to VccRTC. This will prevent these nodes from floating in G3, and correspondingly will prevent ICORTC leakage that can cause excessive coin-cell drain. The PCH_PWROK and DSW_PWROK input signal should also be configured with an external weak pull-down.

SLP_SUS# (High = Exist from Deep Sx)
Deep Sx Indication: When asserted (driven low), this signal indicates PCH is in Deep Sx state where internal primary power is shut off for enhanced power saving. When de-asserted (driven high), this signal indicates exit from Deep Sx state and primary power can be applied to PCH. For non- Deep Sx, this pin also needs to use to turn on VCCPRIM 1P8 VR. This pin cannot be left unconnected. Note: This is in the DSW power well.



PCH Power OK: When asserted, PCH_PWROK is an indication to the PCH that all of its core power rails have been stable. The platform may drive asynchronously. When PCH_PWROK is de-asserted, the PCH asserts PLTRST#. Note: PCH_PWROK must not glitch, even if RSMRST# is low.

SYS_PWROK
System Power OK: This generic power good input to the PCH is driven and utilized in a platform-specific manner. While PCH_PWROK always indicates that the primary wells of the PCH are stable, SYS_PWROK is used to inform the PCH that power is stable to some other system component(s) and the system is ready to start the exit from reset.



PLTRST# PLTRST# = High (De-Asserted)

Reset Behavior
When a reset is triggered, the PCH will send a warning message to the processor to allow the processor to attempt to complete any outstanding memory cycles and put memory into a safe state before the platform is reset. When the processor is ready, it will send an acknowledge message to the PCH. Once the message is received the PCH asserts PLTRST#.

The PCH does not require an acknowledge message from the processor to trigger PLTRST#. A global reset will occur after four seconds if an acknowledge from the processor is not received.

When the PCH causes a reset by asserting PLTRST#, its output signals will go to their reset states.


A reset in which the host platform is reset and PLTRST# is asserted is called a Host Reset or Host Partition Reset. Depending on the trigger a host reset may also result in power cycling, refer to the below table for details. If a host reset is triggered and the PCH times out before receiving an acknowledge message from the processor a Global Reset with power-cycle will occur.

A reset in which the host and Intel® CSME partitions of the platform are reset is called a Global Reset. During a Global Reset, all PCH functionality is reset except RTC Power Well backed information and Suspend well status, configuration, and functional logic for controlling and reporting the reset. Intel® CSME and Host power back up after the power-cycle period. Straight to S5 is another reset type where all power wells that are controlled by the SLP_S3#, SLP_S4#, and SLP_A# pins, as well as SLP_S5# and SLP_LAN# (if pins are not configured as GPIOs), are turned off. All PCH functionality is reset except RTC Power Well backed information and Suspend well status, configuration, and functional logic for controlling and reporting the reset. The host stays there until a valid wake event occurs.



WAKE#
WAKE #: Can be used by the LAN PHY as a wake signal. PCI Express* ports can wake the platform from S4, S5, or Deep Sx using the WAKE# pin. WAKE# is treated as a wake event, but does not cause any bits to go active in the GPE_STS register.

PCI Express* WAKE# pin is an Output in S0ix states hence this pin cannot be used to wake up the system during S0ix states.



VCCSTPWROGOOD_TCSS
VCCSTPWROGOOD_TCSS: The processor requires this input signal to be asserted when the type-c subsystem requires keeping VCCST supply on (VCCST_OVERRIDE), even when entering S3/ S4- S5 states. This signal starts as low and may change polarity only at the entry to S3/ S4- S5. If required to toggle, the signal level must always change before the de-assertion of VCCST_PWRGD signal at the Sx entry flow. This signal must have a valid level during S0 - S5 power states. S3 state is available only on H SKU.

LAN_WAKE#
LAN WAKE: LAN Wake Indicator from the GbE PHY. Note: LAN WAKE# functionality is only supported with Intel PHY I219. Connection of a third party LAN device's wake signal to LAN_WAKE# is not supported.

SLP_A#
Signal asserted when the Intel CSME platform goes to M-Off or M3-PG. Depending on the platform, this pin may be used to control power to various devices that are part of the Intel CSME sub-system in the platform. If you are not using SLP_A for any functional purposes on your platform, or can tolerate lack of minimum assertion time, program the "SLP_A minimum assertion width" value to the minimum. SLP_A# functionality can be utilized on the platform via either the physical pin or via the SLP_A# virtual wire over eSPI.

Sx_Exit_Holdoff#
When S4/S5 is entered and SLP_A# is asserted, Sx_Exit_Holdoff# can be asserted by a platform component to delay resume to S0. SLP_A# de-assertion is an indication of the intent to resume to S0 (power up), but this will be delayed so long as Sx_Exit_Holdoff# is asserted. Sx_Exit_Holdoff# is ignored outside of an S4/S5 entry sequence with SLP_A# asserted. With the de-assertion of RSMRST# (either from G3->S0 or DeepSx->S0), this pin is a GPIO input and must be programmed by BIOS to operate as Sx_Exit_Holdoff. When SLP_A# is asserted (or it is de-asserted but Sx_Exit_Holdoff# is asserted), the PCH will not access SPI Flash. How a platform uses this signal is platform specific.


Wake up on LAN / SLP_LAN#
SLP_LAN# is used to indicate when power to the LAN PHY is needed. If Host Wake On LAN or Intel® ME Wake on LAN is enabled, the SLP_LAN# signal will remain high to keep power on to the LAN PHY. The Integrated LAN (VccLAN) rail does not need to be powered in Sx/M-Off state unless they are needed as indicated by the TGP-LP signals like SLP_S3# and SUSPWRDNACK.

LANPHYPC
LAN PHY Power Control: LANPHYPC should be connected to LAN_DISABLE_N on the PHY. PCH will drive LANPHYPC low to put the PHY into a low power state when functionality is not needed. Note: LANPHYPC can only be driven low if SLP_LAN# is de-asserted.

SLP_LAN#
SLP_LAN# is used to indicate when power to the LAN PHY is needed. If Host Wake On LAN or Intel® ME Wake on LAN is enabled, the SLP_LAN# signal will remain high to keep power on to the LAN PHY. The Integrated LAN (VccLAN) rail does not need to be powered in Sx/M-Off state unless they are needed as indicated by the TGP-LP signals like SLP_S3# and SUSPWRDNACK.

LAN Sub-System Sleep Control: If the Gigabit Ethernet Controller is enabled, when SLP_LAN# is de-asserted (LOW) it indicates that the PHY device must be powered. When SLP_LAN# is asserted, power can be shut off to the PHY device. Note: If Gigabit Ethernet Controller is statically disabled via BIOS, SLP_LAN# will be driven low.


Title			
<Title>			
Size	Document Number		Rev
A3	<Doc>		<RevCode>
Date:	Monday, November 15, 2021		Sheet 13 of 41




Title <Title>			
Size A3	Document Number <Doc>		Rev <RevCode>
Date:	Monday, November 15, 2021	Sheet	14 of 41

From
External
DC\DC to SoC

in TL-SBC: +VCCPSW_3P3
is generated from
+V3.3A_DSW (p. 225/270)



VRALERT#: ICC Max. throttling indicator from the PCH voltage regulators. VRALERT# pin allows the VR to force PCH throttling to prevent an over current shutdown. PMC based on the VRALERT# and messages from the processor. The messages from the processor allows the processor to constrain the PCH to a particular power budget.



R66:
Opti
ohm
not
stuf
indu









Table 214. Differences between Power Maps

Volume	Premium
VccSTG gated by SLP_S3#	VccSTG gated by {CPU_C10_GATE#}
VCC_VNNEXT_1P05 is not used	VCC_VNNEXT_1P05 is supplied by small dedicated VNN VR to bypass PCH FIVR during light load
VCC_V1P05EXT_1P05 is not used	VCC_V1P05EXT_1P05 is supplied by small dedicated V1.05A VR to bypass PCH FIVR during light load
Various system devices share load switches	Various system devices have their own independent load switches
<p>Note:</p> <ol style="list-style-type: none"> 1. VCC_VNNEXT_1P05 is also known as VNN BYP 2. VCC_V1P05EXT_1P05 is also known as VP105 BYP 3. Other changes may be present. Refer to the Power Map for details. 	


The VCC_VNNEXT_1P05 (VNN_BYP) and VCC_V1P05EXT_1P05 (V1P05_BYP) are two optional dedicated voltage regulators that save platform power during low power states.

VCCIN_AUX, VCCPRIM




MLCC cap recommendation based on VR solution with 150kHz VR bandwidth, or 600kHz switching frequency assuming BW= 1/4 of Fsw.

Place board caps as close as possible to package



NOTE: PLACE CAP CLOSEST
POSSIBLE TO THE BGA







VCCA CLKLDO 1P8 is supplying
to PCH Clock. (analog supply)


Trade-offs - Volume vs. Premium Power Maps:

Power maps are broken into two tiers: Volume and Premium. Volume focuses on cost savings with the fewest VRs and Premium focuses on the smallest solution size with the lowest power consumption. For a design focused on S0ix or Modern Standby* power, the Premium power map is recommended. The designer may choose to implement a hybrid between Volume and Premium as long as guidelines are followed.


Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev Code>
Date:	Monday, November 15, 2021	Sheet	15 of 41







CFG[17:0]	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none">• CFG[3], CFG[0]: Reserved configuration lane.• CFG[2]: TGL UP4/UP3 Reserved• CFG[2]: H PCI Express* Static x16 Lanes Numbering Reversal.<ul style="list-style-type: none">— 1 - (Default) Normal— 0 - Reversed• CFG[4]: eDP enable:<ul style="list-style-type: none">— 1 = Disabled.— 0 = Enabled.• CFG[6:5]: TGL UP4/UP3 Reserved• CFG[6:5]: H PCI Express* Bifurcation<ul style="list-style-type: none">— 00 = 1 x8, 2 x4 PCI Express*— 01 = reserved— 10 = 2 x8 PCI Express*— 11 = 1 x16 PCI Express*• CFG[13:7]: Reserved configuration lanes.• CFG[14]: PEG60 (PCIe4) Lane Reversal:<ul style="list-style-type: none">— 1 - (Default) Normal— 0 - Reversed• CFG[17:15]: Reserved configuration lanes.	I	GTL	SE	UP3/UP4/H Processor Lines
-----------	---	---	-----	----	---------------------------



BPM# [3:0]
Breakpoint and Performance Monitor Signals: Outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance.

Processor Internal Pull-Up / Pull-Down Terminations

Signal Name	Pull Up/Pull Down	Rail	Value
BPM# [3:0]	Pull Up/Pull Down	VCC _{IO_OUT}	16-60 Ω
PROC_PREQ#	Pull Up	VCC _{STG}	3 K Ω
PROC_TDI	Pull Up	VCC _{STG}	3 K Ω
PROC_TMS	Pull Up	VCC _{STG}	3 K Ω
PROC_TRST#	Pull Down	VCC _{STG}	3 K Ω
PROC_TCK	Pull Down	VCC _{STG}	3 K Ω
CFG[17:0]	Pull Up	VCC _{IO_OUT}	3 K Ω

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, November 15, 2021	Sheet 19 of 41

Headers

USB W2B A

USB W2B B

audio

Extension headers

Note: The Intel® Ethernet Connection I219 can be connected to one of the following PCI Express* ports 7, 8 or, 9

182K16001S

B2B Receptacle

Maximum
Current Per
Contact: 0.5A

Maximum
Voltage Per
Contact: 100V

Max Current Consumption is ~180mA per I219 Device
Max Current Consumption is ~630mA per I220 Device

+5VA

+3V3LAN

+3V3S

+3V3A

USB 3.2/2 Port 1

USB2P_1
USB2N_1

USB31_1_RXN
USB31_1_RXP

USB31_1_TXN
USB31_1_TXP

USB2P_2
USB2N_2

USB31_2_RXN
USB31_2_RXP

USB31_2_TXN
USB31_2_TXP

PCIE9_TXP
PCIE9_TXN

PCIE9_RXP
PCIE9_RXN

CLKOUT_PCIE_N4
CLKOUT_PCIE_P4

PCIE10_TXP
PCIE10_TXN

PCIE10_RXP
PCIE10_RXN

CLKOUT_PCIE_N5
CLKOUT_PCIE_P5

USB2N_3
USB2P_3

USB2N_4
USB2P_4

USB_OC_AB#
USB_OC_CD#

I211 | LAN2_WAKE#
PLTRST#

PCIE_CLKREQ0#
NC ON EB | PCIE_CLKREQ1#

I219 | LAN1_DISABLE#
LAN1_WAKE#

GPP_E16/RSVD

SML0_CLK
SML0_DATA

SLP_S4#

+5VS

+3V3S

POWER

Conn., B2B, 2x80 cont, P=0.635mm, Rec., H=4mm (mated 6,7,8,9,10mm), SMT

Supply Voltages

20 pins

19 pins

TCP 2 (DP/HDMI) (/USB-C)

19 pins

TCP 0 (DP/HDMI)

19 pins

TCP 1 (DP/HDMI)

19 pins

DDI B (DP/HDMI)

3 pins

1 pin

POWER

mini DP ++ 2

for this Face Module, this port is for DP so the option CTRLDATA and CTRLCLK has been deleted from the signals names in EB-TI22A Connector because they belong to HDMI.

HDMI PORT 2

for this Face Module, this port is for HDMI, so the option AUXP and AUXN has been deleted from the signals names in EB-TI22A Connector.

mini DP++ 1

see TL-PDG p 103/506 table 48; DDI; TCP Port Signal Mapping for HDMI connector.

for this Face Module, this port is for HDMI, so the option CTRLDATA and CTRLCLK has been deleted from the signals names in EB-TI22A Connector because they belong to HDMI.

HDMI PORT 1

for this Face Module, this port is for HDMI, so the option AUXP and AUXN has been deleted from the signals names in EB-TI22A Connector.

12.6.3 Digital Display Interface (DDI) Signals


Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDIA_TXP[3:0] DDIA_TXN[3:0] DDIB_TXP[3:0] DDIB_TXN[3:0]	Digital Display Interface Transmit: DisplayPort and HDMI Differential Pairs	O	DP*/HDMI	Diff	All Processor Lines.
DDIA_AUX_P DDIA_AUX_N DDIB_AUX_P DDIB_AUX_N	Digital Display Interface Display Port Auxiliary: Half-duplex, bidirectional channel consist of one differential pair for each channel.	I/O	DP*	Diff	

Table 38. DisplayPort* Signals

Description	Signal Mapping			Note
	Tiger Lake Processor	Tiger Lake PCH	CRB DisplayPort* Mapping	
Main Link (Tx) TX	DDIX_TXP/N[3:0]	N/A	N/A	1
	TCPx_TX_P/N[1:0] and TCPx_TXRX_P/N[1:0]	N/A	N/A	2
Aux Channel AUX	DDIX_AUXP/N	N/A	N/A	1
	TCPx_AUX_P/N	N/A	N/A	2
Hot Plug Detect	N/A	DDSP_HPD_x	N/A	
DISP_UTILS	Recommend 50 ohm nominal trace impedance. Requires level shifting on the platform.			
DDIA_RCOMP	150 ohm +/-1% pull-down to VSS			3
TC_RCOMP	150 ohm +/-1% connected between TC_RCOMP_P and TC_RCOMP_N			4
Note:				
1. Signals names apply for DDI A/B ports.				
2. Signals names apply for TCP ports.				
3. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.				
4. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.				

Table 47. HDMI* Signals				
Description		Signal Mapping		Note
		Processor	PCH	
Main Link (Tx) TX	DDIX_TXP/N[3:0]	N/A	1	
	TCPx_TX_P/N[0:1] and TCPP_XTRX_P/N[0:1]	N/A	2	
DDC DDC	N/A	DDPx_CTRLCLK and DDPx_CTRLDATA		
Hot Plug Detect	N/A	DDSP_HPD_x		
DDIA_RCOMP	150 ohm +/-1% pull-down to VSS, Provide good noise isolation, Rdc<0.2 Ohm		3	
TC_RCOMP	150 ohm +/-1% connected between TC_RCOMP_P and TC_RCOMP_N		4	
Note:				
1. Signal names apply for DDI A/B ports.				
2. Signal names apply for TCP ports.				
3. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.				
4. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.				


DP(AUXP, AUXN) or HDMI(CTRLCLK, CTRLDATA) select for DDI_B (according to CONFIG_B)



Numbering from 1 to 4

DDP2_CTRLCLK	>>
DDP2_CTRLDATA	>>


for HDMI



Numbering from 1 to 4

DDP3_CTRLCLK	>>
DDP3_CTRLDATA	>>


for HDMI



Numbering from 1 to 4

DDP3_CTRLCLK	>>
DDP3_CTRLDATA	>>

for HDMI



Title <Title>		
Size A3	Document Number <Doc>	Rev <Rev Code>
Date:	Monday, November 15, 2021	Sheet 22 of 41

Question: how to know what is the address of each SPD in each channel?
how to set which DDR4 is CH0 and which is CH1?

DDR4 SODIMM CH A




Small Outline Dual In-line Memory Module

+VDDQ (+VDD2_MEM / +VDD2_CPU)

DIMM ECC check bits
(No Connection to MCP)

the outside resistors feed value of 000 (0x00) to the
3 pins - so the SPD connected there will respond at
address 0x52 (0x50 + 0x00), shifted left 1 bit and the
Read/Write bit added on - so 0xA0 or 0xA1

0x50 (Hex) = 01010000
0x50 = 01010000 -> shift left -> 10100000 = 0xA0



DDR4 SODIMM CH B



the outside resistors feed value of 010 (0x02) to the 3 pins - so the SPD connected there will respond at address 0x52 (0x50 + 0x02), shifted left 1 bit and the Read/Write bit added on - so 0xA4 or 0xA5.

0x52 (Hex) = 01010010
0x52 = 01010010 -> shift left -> 10100100 = 0xA4

VCCIN AUX RAIL POWER CONVERSION




VCCIN AUX RAIL POWER CONVERSION




Title		
PWR IMVP9- VCCIN PH1/PH2/PH3		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, November 15, 2021	Sheet 26 of 41

VCCIN_AUX POWER CONVERSION PHASE I




VDDQ = 1.2V , 15A




VPP = 2.5V , 1A


DRAM Activating Power Supply: 2.5V (2.375V min , 2.75V max)




Title		
PWR VDDQ/VTT/VPP		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, November 15, 2021	Sheet 28 of 41



Title		
PWR +V1.8A		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, November 15, 2021	Sheet 29 of 41



Plane stitching capacitors






Title		PWR 5V	
Size	A3	Document Number	<Doc>
Date:	Monday, November 15, 2021	Sheet	30 of 41
Rev		<RevCode>	



VCCST_PWRGD
Indication that the VCCSTG/VCCST/VDDQ power supplies are stable and within specification

VCCST Power Good: The processor requires this input signal to be a clean indication that the VCCST and VDDQ power supplies are stable and within specifications. This signal should have a valid level during S0, both S0 and S3 (H SKU) power states. 'Clean' implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal then transition monotonically to a high state.

VCCST_PWRGD is a signal on the Tiger Lake processor that indicates both the VCCST power supply and VDDQ power supply are within voltage tolerance specifications.



VREF is NC if internal ref. used
VREFB is for SSTL, HSTL, and HSUL I/O Standards



CONF_DONE:
The Intel Quartus Prime software uses the CONF_DONE pin to verify the completion of the configuration process through the JTAG port:
• CONF_DONE pin is low-indicates that the configuration has failed.
• CONF_DONE pin is high-indicates that the configuration was successful.



This circuit purpose is to Enable FPGA to perform RTCRST#.
when RTCRST#_FPGA is LOW RTCRST# is LOW.
RTCRST# doesn't go LOW when there is no +3V3DSW. which means after we the SoC has passed all powerup sequence and it's alive, only after that RTCRST# can operate.

EDGE CONNECTOR

FPGA, SPI flash and IMVP9 programming edge connector

For use with SBC-TI22 ATP

Before Connecting the 5VA Jumper make sure that ATP_HDA_SDO signal is O.K. with 5V.




Renesas (ZLUSBEVAL32) Adapter already has 4.7K PU to +3V3DSW which is provided.

PCH STRAPS

TOP SWAP OVERRIDE

GPP_B14




HIGH- TOP SWAP ENABLED
LOW-DISABLED
WEAK INTERNAL PD 20K

Sampled at Rising edge of PCH_PWROK

TLS CONFIDENTIALITY

ME TLS Confidentiality Strap (PU)
This strap has a 20 kohm ± 30% internal pull-down.
0=>Disable Intel® CSME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)
1=>Enable Intel® CSME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel® AMT with TLS.
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.




LOW - TLS CONFIDENTIALITY DISABLE
HIGH - TLS CONFIDENTIALITY ENABLE
WEAK INTERNAL PD 20K

Sampled at Rising edge of RSMRST#

NO REBOOT


The strap has a 20 kohm ± 30% internal pull-down.
0=>Disable "No Reboot" mode. (Default)
1=>Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.
Notes: 1. The internal pull-down is disabled after PCH_PWROK is high.
2. This signal is in the primary well.



HIGH - NO REBOOT
LOW- REBOOT ENABLED
WEAK INTERNAL PD 20K

Sampled at Rising edge of PCH_PWROK

STRAP FOR SPI 1.8V/3.3V SELECTION




There is no internal pull-up or pull-down on the strap. An external resistor is required.
0 = SPI voltage is 3.3 V (4.7 kohm pull-down to GND)
1 = SPI voltage is 1.8 V (4.7 kohm pull-up to VCCDSW_3P3)

Not sampled. This strap must always be driven to a valid logic level

TBT LSX #2 PINS VCCIO CONFIGURATION

GPP_D10 / ISH_SPI_CLK / DDP3_CTRLDATA / TBT_LSX2_RXD / BSSB_LS2_TX / GSPI2_CLK

HIGH: 3.3V
LOW: 1.8V
WEAK INTERNAL PD 20K



Sampled at Rising edge of RSMRST#

This strap has a 20 kohm ± 30% internal pull-down.
0=> DDP1 I2C / TBT_LSX0 / BSSB_LS0 pins at 1.8 V
1=> DDP1 I2C / TBT_LSX0 / BSSB_LS0 pins at 3.3 V

SPI0_IO2 STRAP - RSVD

PU PLACED NEXT TO SPI FLASH (U26)

SPI0_IO3 STRAP - RSVD


PU PLACED NEXT TO SPI FLASH (U26)

Flash Descriptor Security Override

GPP_R2 / HDA_SDO / I2S0_TXD STRAP

GPP_R2 / HDA_SDO / I2S0_TXD

HIGH: OVERRIDEN
LOW: SECURITY MEASURES NOT OVERRIDEN
WEAK INTERNAL PD 20K




THIS SIGNAL IS TIED TO A JUMPER ON ATP CARD

To support Intel® ME, a SPI flash is required on the platform with sufficient space to hold system BIOS, Intel® ME firmware, Intel® Integrated Sensor Solution firmware and any additional third party data storage. The SPI flash needs to be powered in states S0 through S5, independent of Intel® ME power state.
GPP_R2 / HDA_SDO / I2S0_TXD signal is used for Flash Descriptor Security Override (which is also known as Intel® ME Debug Mode). This signal input should be tied to a jumper which connects to power through an external pull-up (1 KΩ ±5%) only. When this signal is asserted, the Flash Security gets overridden for ease of image programming.

Sampled at Rising edge of PCH_PWROK

JTAG ODT DISABLE - GPP_E6



This strap does not have an internal pull-up or pull-down. External pull-up is recommended
0=> JTAG ODT is disabled
1=> JTAG ODT is enabled

CAD NOTE:

PLACE R355 AND R404 CLOSE TO THE SPI SIGNAL TO AVOID STUB

USB_OC_CD#

10K PU at EB-TI22A

GPP_E10 / THC0_SPI1_CS#

THC0_SPI1 Chip Select: Used to select the touch devices if it is connected to THC0_SPI1 interface.

THC NOT USED IN TENSOR-I22

CAD NOTE:

PLACE R414,R415 AND R422 CLOSE TO THE SPI SIGNAL TO AVOID STUB

GPP_E11 / THC0_SPI1_CLK

THC0_SPI1 Clock: THC0 SPI1 clock output from PCH. Supports 20 MHz, 33 MHz and 50 MHz.


THC NOT USED IN TENSOR-I22

CAD NOTE:

PLACE R429,R430 AND R431 CLOSE TO THE SPI SIGNAL TO AVOID STUB

XTAL Frequency Selection

GPP_F0 / CNV_BRI_DT / UART0_RTS#




This strap has a 20 kohm ± 30% internal pull-down.
0 = 38.4 MHz (default)
1 = 24 MHz
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.

Sampled at Rising edge of RSMRST#

M.2 CNVi Mode Select

GPP_F2 / CNV_RGI_DT / UART0_TXD

A weak external PU is required to disable CNVi by default. When a companion chip is connected, the required PD on the device will pull the strap low to enable CNVi.



This strap does not have an internal pull-up or pull-down. A weak external pull-up is required.
0= Integrated CNVi enabled.
1= Integrated CNVi disabled.
Note: When a RF companion chip is connected to the PCH CNVi interface, the device internal pull-down resistor will pull the strap low to enable CNVi interface.


Sampled at Rising edge of RSMRST#

USB_OC_AB#


10K PU at EB-TI22A

BOOT STRAP - BIT 0

This strap has a 20 kohm ± 30% internal pull-down.
This is bit 0 (LSB) of a total of 4-bit encoded pin straps for boot configuration.
This strap is used in conjunction with Boot Strap 1,2,3, (on GPP_H0, GPP_H1, GPP_H2 respectively).
4-bit boot strap configuration encodings:
0000 = Master Attached Flash Configuration (BIOS / Intel CSME on SPI). eSPI is enabled
0100 = BIOS on eSPI Peripheral Channel; CSME on master attached SPI
1000 = Slave Attached Flash Configuration (BIOS / Intel CSME on eSPI attached device).
1100 = BIOS on eSPI peripheral Channel; Intel CSME on slave attached SPI.
Others: Reserved
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.




BOOT STRAP - BIT 1




used for M2 PCH SSD RTD3, using AND between BUF_PLTRST# and GPPC_H0
Check TL-SBC (44/270)

BOOT STRAP - BIT 2



BOOT STRAP - BIT 3




Title			PCH STRAPS (1 OF 2)		
Size	A3	Document Number	<Doc>		Rev
Date:	Monday, November 15, 2021		Sheet	32	of 41

PCH STRAPS

TBT LSX #0 PINS VCCIO CONFIGURATION

GPP_E19 / DDP1_CTRLDATA / TBT_LSX0_RXD / BSSB_LS0_TX



This strap has a 20 kohm \pm 30% internal pull-down.
0=> DDP1 I2C / TBT_LSX0 / BSSB_LS0 pins at 1.8 V
1=> DDP1 I2C / TBT_LSX0 / BSSB_LS0 pins at 3.3 V
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.

there is 2.2K PU on DPP1_CTRLDATA

Sampled at Rising edge of RSMRST#

TBT LSX #1 PINS VCCIO CONFIGURATION

GPP_E21 / DDP2_CTRLDATA / TBT_LSX1_RXD / BSSB_LS1_TX

NOTE: BSSB - Boundary Scan Sideband Low Speed Receive 1 for debug purposes

HIGH: 3.3V

LOW: 1.8V

WEAK INTERNAL PD 20K

LSx Interface:

The PCH LSx interface enables communication between one thunderbolt controller to another. TGL UP3/UP4 supports 4 pairs of LSx signals. The LSx signals use a UART interface. It operates at a 1 MHz baud rate and shares identical electrical characteristics/routing guidelines as UART.

This strap has a 20 kohm \pm 30% internal pull-down.

0 = DDP2 I2C / TBT_LSX1 / BSSB_LS1 pins at 1.8 V


1 = DDP2 I2C / TBT_LSX1 / BSSB_LS1 pins at 3.3 V

Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.

2. This signal is in the primary well.


DPP12_CTRLDATA NOT USED IN TENSOR I22

Sampled at Rising edge of RSMRST#



DBG_PMODE

RESERVED



This strap has a 20 kohm \pm 30% internal pull-up.
This strap should sample high. There should NOT be any onboard device driving it to opposite direction during strap sampling.
Notes: 1. The internal pull-up is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.

Sampled at Rising edge of RSMRST#

CPUNSSC CLOCK FREQ

Strap read at rising edge of RSMRST#. The internal 20 kohm \pm 30% pull-down is disabled after RSMRST# de-asserts.
Note: When used as PCHHOT# and strap low, a 150 kohm weak board pull-up is recommended to ensure it does not override the internal pull-down strap sampling.

This strap has a 20 kohm \pm 30% internal pull-down.



0 = 38.4 MHz clock (direct from crystal) (default)

1 = 19.2 MHz clock (derived from 38.4 MHz crystal)

Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.

2. When used as PCHHOT# and strap low, a 150 kohm pull-up is needed to ensure it does not override the internal pull-down strap sampling.

3. This signal is in the primary well.



GPP_F10

This strap has a 20 kohm \pm 30% internal pull-down.
This strap should sample LOW. There should NOT be any onboard device driving it to opposite direction during strap sampling.

Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.

2. This signal is in the primary well.

Sampled at Rising edge of RSMRST#

GPD7


This strap has a 20 kohm \pm 30% internal pull-down.
This strap should sample LOW. There should NOT be any onboard device driving it to opposite direction during strap sampling.

Notes: 1. The internal pull-down is disabled after DSW_PWROK is high.




2. This signal is in the DSW well.

Sampled at Rising edge of DSW_PWROK

PCH GLITCH ISSUE MITIGATION



Title		
PCH STRAPS (2 OF 2)		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, November 15, 2021	Sheet 33 of 41




WIFI - 613W01010 - Intel WIFI 6 AX200

Peak Current: 950mA

M.2 Socket 1 - Key E

(Connectivity - Wi-Fi/BT)

No need for the common mode filter on USB 2.0 interface. It doesn't go outside of the box.



To enable Wak-up on Bluetooth (WoBT) - and in order to work correctly when the platform is in S3/S4 state, the controller must have power and must not be in RF-KILL.

Pin 62: was dedicated for I2C in M.2 1.0 CcP (Cyclone Peak). in new M.2 for 2015, it is used and serves as ISH UART and it's voltage is 1.8V.

W_DISABLE2# (pin 54 in M.2 2230 pinout, pin 63 in M.2 1216SD pinout) serves as HW RF kill for the Bluetooth® radio. Asserting W_DISABLE2# signal will result in a complete shutdown of the Bluetooth® part. The result from the user perspective is similar to removing the Bluetooth® device from the laptop.

W_DISABLE2# characteristics


Internal pull-up resistor min 100 kOhm, max 200kOhm

VIL for asserting min 0V, max 0.6V

VIH for de-asserting min 1.26V, max 3.3V or float (not connected)

The recommendation is to use HW RF kill functionality by using a GPIO pin provided by the ACPI to turn on/off the radio of the Bluetooth® device. BIOS shall implement ACPI function for HW RF-Kill implementation in the OS. For more information, please refer to Intel document 559910, Intel Connectivity Platform BIOS Guidelines, Section 3.1.5.6, "BT RTD3 control."

SPACER for Key-E



M2.5 Spacer SMT 2.5mm

Title		
M.2 E (WIFI/BT)		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Monday, November 15, 2021	Sheet 35 of 41




Communication Equipment, Cellular
Modem, 5G/LTE/HSPA+/WCDMA/GNSS,
Global-Band, M.2 3052 (Key B),
Sierra EM9191

PIN 24: PCIE_DIS
The PCIE DIS signal is provided for host interface selection:

- PCIe single lane interface-Leave signal unconnected or tie to GND
- USB interface-Drive signal high (1.8V)

LOW: Min -0.3V, Typ:--, Max = 0.5V
High: Min 1.35V, Typ: 1.8V, MAX = 2.10V

No need for the common mode filter on USB 2.0 interface. It doesn't go outside of the box.



Title M.2 B (WWAN)			
Size A3	Document Number <Doc>		Rev <Rev>
Date:	Monday, November 15, 2021	Sheet	36 of 41


P 143/270 IN TL-SBC

980 PRO PCIe 4.0 NVMe M.2 250GB SSD

changed from H=4.2mm to H=6.7mm


changed from 182K06700S to 182K06706S

M.2 Socket 3 - Key M




Title		
M.2 M (SSD)		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, November 15, 2021	Sheet 37 of 41

2-Load Branch MAF Topology (Master Attached Flash)





Connection Diagram



Truth Table

OE ₁	OE ₂	B ₀ –B ₄	B ₅ –B ₉	Function
L	L	A ₀ –A ₄	A ₅ –A ₉	Connect
L	H	A ₀ –A ₄	HIGH-Z State	Connect
H	L	HIGH-Z State	A ₅ –A ₉	Connect
H	H	HIGH-Z State	HIGH-Z State	Disconnect






PCI Express* Clock Output: Serial Reference 100 MHz PCIe* specification compliant differential output clocks to PCIe* devices

- CLKOUT_PCIE P/N [6:0] = Can be used for PCIe* Gen1, Gen2, and Gen3 support
- CLKOUT_PCIE P/N [4, 3, 0] = Must be used for PCIe* Gen4 support





Title TRIP 1&2			
Size A3	Document Number <Doc>		Rev <RevCode>
Date:	Monday, November 15, 2021		Sheet 40 of 41



UN-IMPELEMNTED (VCCSTG_CPU & VCCST_CPU WERE MERGED TOGETHER) :

Figure 247. Premium PWROK Generation Flow Diagram



IN VOLUME: VccSTG gated by SLP_S3#

IN Premium, VccSTG gated by {CPU_C10_GATE#}