


OPTION 1: TRIP1 is PCIe x4, TRIP2: PCIe x1 or SATA  
OPTION 2: TRIP1 is 2x(Pcie x1), TRIP2: only SATA



SSD (NVMe Gen 4)

PCIE12

PCIE11

Could be (PCIE3 x1) or (SATA#0)

Indication from M.2 to CPU: SATA/PCIE0

PCIE10

I210 (Symbol 9 OF 21)

PCIE9

I219 (Only Phy, Mac Inside PCH)

TRIP 1 & 2:

FT.CA-LAN4
FT.C-LAN2
FT.EC-USB2V4
FT.ED-USB3PCIV4
FT.F-M2NVME
FT.HA-SER1
FT.H-SER4
FT.I-M2B
FT.J-M2E
FT.L-PCIEmini
FT.M-TBT2
FT.N-PCIEx16
FT.Q-CAN
FT.S-GPIO
FT.T-SATA1
FT.U-POE2
FT.W-OPLN2

WWAN

PCIE4

WiFi/BT

PCIE3

USB 3.2 Gen 2 (10 Gb/s) PORT 1 USB 3.2 Gen 2 (10 Gb/s) PORT 1 - B2B

USB 3.2 Gen 2 (10 Gb/s) PORT 1 USB 3.2 Gen 2 (10 Gb/s) PORT 2 - B2B


### Tiger Lake UP3 Platform

#### Tiger Lake UP3 Key Feature Summary

Feature	Description
Thermal (SoC)	UP3 4+2: 15W
SoC	TGL UP3 CPU (4+2) PCH - LP
CPU IO	PCIe Gen4, 4x Type-C (TBT, USB 4.0, DP), DDR4/LPDDR4x, LPDDR5, CSI, DSI, DDI, eDP
PCH-LP	12 lanes HSIO, USB2, USB 3.2, eSPI, SPI, LPSS, I2C, SMBus
Power Delivery	CPU FIVR/PCH FIVR w/discrete VR ROP USB-C PD Controller
Memory	DDR4 - Max 64GB @ 3200MT/s LPDDR4x - Max 32GB @ 4266MT/s
Storage	PCIe/SATA
Boot	SPI NOR
Discrete Graphics	Optional x4 PCIe - Hybrid Graphics support w/Hot Plug
Internal Display	eDP, MIPI DSI
External displays	4 Wired Type-C (DP/TBT) Wireless (Miracast2.0 r2) (Wi-Fi) DDI(DP, HDMI)
Wireless	Quasar CNVi w/Harrison Peak (Wi-Fi/BT) module WWAN - XMM 7560
Clocking	38.4MHz Platform Xtal
Wired COMMS	Integrated GbE w/ discrete Gbit Lan Phy

continued...

Feature	Description
Imaging	4x WF/UF 2D Camera - (13MP WF, 2MP UF, 2MP Others) Other Cameras: AutoFocus, Face Tracking, Image Biometrics
Docking/Walk-up-Port	4x Ports Max: Type-C/Type-A
Audio	3.5mm Headphone Jack, Integrated Speakers/Mic, Docking Soundwire, Intel HD Audio, I2S, USB
Sensors	Ambient Light Sensor, Gyroscope, Accelerometer, Compass, Proximity, Pressure
Misc, GPIO's	Power/Vol button/Indicator LEDs/Keyboard/Touchpad/etc



ZZ1

P/N = 188210030

PARSER\_VERSION\_1.0

PCB1

PCB, SBC-TI22, Rev 1.0

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, April 07, 2022	Sheet 1 of 41




TIGER LAKE PCH:

- The PCH provides extensive I/O support. The functions and capabilities include:
- ACPI Power Management Logic Support, Revision 5.0a
  - PCI Express Base Specification Revision 3.0
  - Integrated Serial ATA Host controller 3.2, supports data transfer rates of up to 6 Gb/s on all ports
  - USB 3.2 Gen 2x1 (10 Gb/s) eXtensible Host Controller (xHCI)
  - USB 3.2 Gen 1x1 (5 Gb/s) Dual Role (eXtensible Device Controller - xDCI) Capability
  - Serial Peripheral Interface (SPI)
  - Enhanced Serial Peripheral Interface (eSPI)
  - Flexible I/O-Allows some high speed I/O signals to be configured as PCIe or USB 3.2
  - General Purpose Input Output (GPIO)
  - Interrupt controller
  - Timer functions
  - System Management Bus (SMBus) Specification, Version 2.0
  - Integrated Clock Controller (ICC)/Real Time Clock Controller (RTCC)
  - Intel® High Definition Audio and Intel® Smart Sound Technology (Intel® SST), supporting I2S, MIPI\* SoundWire\*, and DMIC
  - Intel® Serial I/O UART Host controllers
  - Intel® Serial I/O I2C Host controllers
  - Integrated 10/100/1000 Gigabit Ethernet MAC
  - Integrated Sensor Hub (ISH)
  - Supports Intel® Rapid Storage Technology (Intel® RST)
  - Supports Intel® Active Management Technology (Intel® AMT) (AMT)
  - Supports Intel® Virtualization Technology for Directed I/O (Intel® VT-d)
  - Supports Intel® Trusted Execution Technology (Intel® TXT)
  - JTAG Boundary Scan support
  - Intel® Trace Hub (Intel® TH) and Direct Connect Interface (DCI) for debug
  - Supports Intel® CSME (CSME)
  - Supports Integrated connectivity (CNVi)





# MCP -DP\HDMI



Name	Type	Description
GPP_E14 / DDSP_HPDA / DISP_MISCA	I	<b>Display Port A:</b> HPD Hot-Plug Detect
GPP_A18 / DDSP_HPDB / DISP_MISCB / I2S4_RXD	I	<b>Display Port B:</b> HPD Hot-Plug Detect
GPP_A19 / DDSP_HPDI / DISP_MISC1 / I2S5_SCLK	I	<b>TCP Port 1:</b> HPD Hot-Plug Detect
GPP_A20 / DDSP_HPDI / DISP_MISC2 / I2S5_SFRM	I	<b>TCP Port 2:</b> HPD Hot-Plug Detect
GPP_A14 / USB_OC1# / DDSP_HPDI / I2S3_RXD / DISP_MISC3 / DMIC_CLK_B1	I	<b>TCP Port 3:</b> HPD Hot-Plug Detect
GPP_A15 / USB_OC2# / DDSP_HPDI / DISP_MISC4 / I2S4_SCLK	I	<b>TCP Port 4:</b> HPD Hot-Plug Detect

## 5.3

## Display Interfaces

Table 33.

DDI Ports Availability

SKU	UP4 Processor Line	UP3 Processor Line
DDI A	eDP*/MIPI_0	eDP*/MIPI_0
DDI B	eDP*/DP*/HDMI*/MIPI_1	eDP*/DP*/HDMI*
TCP0	DP*/HDMI*	DP*/HDMI*
TCP1	DP*/HDMI*	DP*/HDMI*
TCP2	DP*/HDMI*	DP*/HDMI*
TCP3	N/A	DP*/HDMI*
<b>Note:</b> HBR3 supported on TCP ports only. Each of the TCP port can support DPoC* (DisplayPort* over Type-C)		

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevC>
Date:	Thursday, April 07, 2022	Sheet 3 of 41

# MEMORY CHANNEL A



1. CKP and CKN differential signal swapping within a pair is not allowed. Also, differential clock pair to clock pair swapping within a channel is not allowed.

Chip Select: All commands are masked when CS<sub>n</sub> is registered HIGH. CS<sub>n</sub> provides for external Rank selection on systems with multiple Ranks. CS<sub>n</sub> is considered part of the command code.

1. CKP and CKN differential signal swapping within a pair is not allowed. Also, differential clock pair to clock pair swapping within a channel is not allowed.
2. DQ Bit swapping is allowed within the same byte
3. Byte Swapping is allowed within the same channel
4. DQSP and DQSN differential signal swapping within a pair is not allowed.

NOTES:

Each lane of 8bits (Byte) of Data has it's own Data Strobe

Data Strobes: Differential data strobe pairs. The data is captured at the crossing point of DQS during reading and write transactions.

Data Strobes: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQ0-LDQ17; DQSU corresponds to the data on DQ0U-DQ17. The data strobes DQS<sub>T</sub>, DQSL<sub>T</sub> and DQSU<sub>T</sub> are paired with differential data strobes DQS<sub>R</sub>, DQSL<sub>R</sub> and DQSU<sub>R</sub> respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.

ODT:  
On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS\_t, DQS\_c and DM\_n/BI/n/DQS\_t, NU/DQSQ\_c (When DQSQ is enabled via Mode Register A11=1 in MR11 signal for X8 configurations. For x16 configuration ODT is applied to each DQ, DQSU\_c, DQSU\_t, DQSL\_t, DQSL\_c, DMU\_n, and DML\_n signal. The ODT pin will be ignored if MR1 is programmed to disable RTT\_NOM.

➤ **Address:** These signals are used to provide the multiplexed row and column address to the SDRAM.

➔ Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. x4/8 have BG0 and BG1 but x16 has only BG0.

Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle.

Activation Command Input: ACT\_n defines the Activation command being entered along with CS\_n. The input into RAS\_n/A16, CAS\_n/A15 and WE\_n/A14 will be considered as Row Address A16, A15 and A14.

R3 Command and Address Parity Input : DDR4 Supports Even Parity check in DRAMs with MR  
475R setting. Once it's enabled via Register in MRS5, then DRAM calculates Parity with ACT\_n,  
0201 RAS\_n/A16, CAS\_n/A15, WE\_n/A14, BGO-BG1, BA0-BA1, A17-A0. Input parity should maintain at  
the rising edge of the clock and at the same time with command & address with CS\_n LOW.

Reference voltage for control, command, and address pins.

## Pin Descriptions


Pin Name	Description	Pin Name	Description
A0-A16	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD/TS and register
BA0, BA1	Register bank select input	SDA	I <sup>2</sup> C serial data line for SPD/TS and register
BG0, BG1	Register bank group select input	SA0-SA2	I <sup>2</sup> C slave address select for SPD/TS and register
RAS_n <sup>2</sup>	Register row address strobe input	PAR	Register parity input
CAS_n <sup>3</sup>	Register column address strobe input	VDD	SDRAM core power
WE_n <sup>4</sup>	Register write enable input		
CS0_n, CS1_n, CS2_n	DIMM Rank Select Lines Input	12V	Optional Power Supply on socket but not used on RDIMM
CKE0, CKE1	Register clock enable lines input	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	Register on-die termination control lines input	VSS	Power supply return (ground)
ACT_n	Register input for activate input	VDDSPD	Serial SPD/TS positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	Register ALERT_n output
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS9_t-TDQS17_t TDQS_c-TDQS17_c	Dummy loads for mixed populations of x4 based and x8 based RDIMMs.		
DQS0_t-DQS17_t	Data Buffer data strobes (positive line of differential pair)	RESET_n	Set Register and SDRAMs to a Known State
DBI0_n-DBI8_n	Data Bus Inversion	EVENT_n	SPD signals a thermal event has occurred
CK0_t, CK1_t	Register clock input (positive line of differential pair)	VTT	SDRAM I/O termination supply
CK0_c, CK1_c	Register clock input (negative line of differential pair)	RFU	Reserved for future use

1. RAS\_n is a multiplexed function with A16.
2. CAS\_n is a multiplexed function with A15.
3. WE\_n is a multiplexed function with A14.

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date:	Thursday, April 07, 2022	Sheet 4 of 41

MEMORY CHANNEL B

AL53: DDR4\_DQ0[7]/DDR1\_DQ0[7]  
DDR channel 4(1), Byte 0, Bit 7





CATERR#  
Catastrophic Error: This signal indicates that the system has experienced a catastrophic error and cannot continue to operate. The processor will set this signal for non-recoverable machine check errors or other unrecoverable internal errors. CATERR# is used for signaling the following types of errors: Legacy MCERRS, CATERR# is asserted for 16 BCLKs. Legacy IERRS, CATERR# remains asserted until warm or cold reset.

## PROCHOT#


The PROCHOT# (processor hot) signal is asserted by the processor when the TCC is active. Only a single PROCHOT# pin exists at a package level. When any DTS temperature reaches the TCC activation temperature, the PROCHOT# signal will be asserted. PROCHOT# assertion policies are independent of Adaptive Thermal Monitor enabling. The PROCHOT# signal can be configured to the following modes:

- Input Only: PROCHOT is driven by an external device.
- Output Only: PROCHOT is driven by processor.
- Bi-Directional: Both Processor and external device can drive PROCHOT signal

Time Synchronization GPIO 0: Timed GPIO event for time synchronization for interfaces that do not support time synchronization natively.

Time Synchronization: Used for synchronization both input (latch time when pin asserted) and output (toggle pin when programmed time is hit).

**TIME\_SYNC:**  
The PCH supports two Timed GPIOs as native function (TIME\_SYNC) that is muxed on GPIO pins. The intent usage of the Timed GPIO function is for time synchronization purpose.  
Timed GPIO can be an input or an output.  
• As an input, a GPIO input event triggers the HW to capture the PCH Always Running Timer (ART) time in the Time Capture register. The GPIO input event must be asserted for at least two crystal oscillator clocks period in order for the event to be recognized.  
• As an output, a match between the ART time and the software programmed time value triggers the HW to generate a GPIO output event and capture the ART time in the Time Capture register. If periodic mode is enabled, HW generates the periodic GPIO events based on the programmed interval. The GPIO output event is asserted by HW for at least two crystal oscillator clocks period.




## Processor Internal Pull-Up / Pull-Down Terminations

Signal Name	Pull Up/Pull Down	Rail	Value
BPM#[3:0]	Pull Up/Pull Down	VCC <sub>ID_OUT</sub>	16-60 Ω
PROC_PREQ#	Pull Up	VCC <sub>STG</sub>	3 KΩ
PROC_TDI	Pull Up	VCC <sub>STG</sub>	3 KΩ
PROC_TMS	Pull Up	VCC <sub>STG</sub>	3 KΩ
PROC_TRST#	Pull Down	VCC <sub>STG</sub>	3 KΩ
PROC_TCK	Pull Down	VCC <sub>STG</sub>	3 KΩ
CFG[17:0]	Pull Up	VCC <sub>ID_OUT</sub>	3 KΩ


Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
BPM#[3:0]	<b>Breakpoint and Performance Monitor Signals:</b> Outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance.	I/O	GTL	SE	UP3/UP4/H Processor Lines
PROC_PRDY#	<b>Probe Mode Ready:</b> PROC_PRDY# is a processor output used by debug tools to determine processor debug readiness.	O	OD	SE	UP3/UP4/H Processor Lines
PROC_PREQ#	<b>Probe Mode Request:</b> PROC_PREQ# is used by debug tools to request debug operation of the processor.	I	GTL	SE	UP3/UP4/H Processor Lines
PROC_TCK	<b>Test Clock:</b> This signal provides the clock input for the processor Test Bus (also known as the Test Access Port). This signal should be driven low or allowed to float during power on Reset.	I	GTL	SE	UP3/UP4/H Processor Lines
PROC_TDI	<b>Test Data In:</b> This signal transfers serial test data into the processor. This signal provides the serial input needed for JTAG specification support.	I	GTL	SE	UP3/UP4/H Processor Lines
PROC_TDO	<b>Test Data Out:</b> This signal transfers serial test data out of the processor. This signal provides the serial output needed for JTAG specification support.	O	OD	SE	UP3/UP4/H Processor Lines
PROC_TMS	<b>Test Mode Select:</b> A JTAG specification support signal used by debug tools.	I	GTL	SE	UP3/UP4/H Processor Lines
PROC_TRST#	<b>Test Reset:</b> Resets the Test Access Port (TAP) logic. This signal should be driven low during power on Reset. Refer to the appropriate processor Debug Port Design Guide (Refer to Section 1.10, "Related Documents") for complete implementation details.	I	GTL	SE	UP3/UP4/H Processor Lines

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date:	Thursday, April 07, 2022	Sheet 6 of 41



**vPro**  
**CL\_DATA**  
Wi-Fi\* CLINK host bus data for discrete connectivity with CLINK support (Intel® vPro™). Optional to connect to a Wi-Fi\* CLINK data pin on the Intel® vPro™ Wi-Fi\* module.

**CL\_CLK**  
Wi-Fi\* CLINK host bus clock for discrete connectivity with CLINK support (Intel® vPro™). Optional to connect to a Wi-Fi\* CLINK clock pin on the Intel® vPro™ Wi-Fi\* module.



### BUS SWITCH

When OE is HIGH, the switch is ON and Port A is connected to Port B. When OE is LOW, the switch is OPEN and a high-impedance state exists between the two ports.  
when we are in sleep: SLP\_S3# = 0, in that case we don't want to pass anything.

the value of resistors affects the transition speed, but here the total resistance is close to 2.2K. if we put 1M pull-up, it's close to disconnection.

$$100K || 2.21K = 2.15K$$

**SMB SLEEP**  
SMB\_CLK\_S  
SMB\_DATA\_S  
Goes to DDR4 SODDIMM

when a SLAVE supply power is cut-off we want to make sure it doesn't have pull-up because that could cause a leakage.

A situation from past experience: a certain device didn't have supply power but it's SMBus did have power and it didn't turn-on.


**SML0CLK & SML0DATA**  
System Management Link clock signal interface to Intel® Ethernet Connection I219. Refer to System Management Interface and SMLink for details on the SML0CLK signal.  
Note: The Intel® Ethernet Connection I219 connects to SML0CLK signal.

**FUNCTIONALITY:**  
The SMLink interfaces are controlled by the Intel® CSME.  
SMLink0 is mainly used for integrated LAN. When an Intel LAN PHY is connected to SMLink0, a soft strap must be set to indicate that the PHY is connected to SMLink0. The interface will be running at the frequency of up to 1 MHz depending on different factors such as board routing or bus loading when the Fast Mode is enabled using a soft strap.  
SMLink1 can be used with an Embedded Controller (EC) or Baseboard Management Controller (BMC). Both SMLink0 and SMLink1 support up to 1 MHz.

**SUSACK# & SUSWARN#:**  
This function is only applicable to platforms supporting Deep Sleep Wells.  
This pin asserts low when the PCH is planning to enter the Deep Sx power state and remove Primary power (using SLP\_SUS#). The EC/ motherboard control logic must observe edges on this pin, preparing for Primary well power loss on a falling edge and preparing for Prim well related activity (host/Intel ME wakes and runtime events) on a rising edge. SUSACK# must be driven to match SUSWARN# once the above preparation is complete. SUSACK# should be asserted within a minimal amount of time from SUSWARN# assertion as no wake events are supported if SUSWARN# is asserted but SUSACK# is not asserted. Platforms supporting Deep Sx, but not wishing to participate in the handshake during wake and Deep Sx entry may tie SUSACK# to SUSWARN#.


TL-PDG P.189/507

### SMBus / SMLink Connectivity (Advanced TCO Mode)



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Thursday, April 07, 2022	Sheet 7 of 41





### 6.11 SoundWire\* Interface Design Guidelines

For the Tiger Lake platform, SoundWire\* is still the newest audio interface targeting (but not limited to) the phone, mobile, and desktop market as an alternative to Slimbus. Its main advantage is the connection simplicity with a 2 wire multi-drop topology + PDM streaming capabilities. For the Tiger Lake PCH there are 4 separate SoundWire interfaces that can be used.

#### 6.11.1 SoundWire\* Platform Specific Important Information

On the Tiger Lake platform the SoundWire\* interface and other audio interfaces can be configured by itself or at the same time with other interfaces for connection to end devices. Refer Tiger Lake PCH-LP External Design Specification (#576591) for specific sku pins assignments.

#### 6.11.2 SoundWire\* Signal Description

Table 87. SoundWire\* Signals


Signal Name	Description
SNW0_DATA	SoundWire Data 0: Serialized data line containing frame and data being transmitted /Received
SNW0_CLK	SoundWire Clock 0: Serial bit clock used to control the timing of a transfer.
SNW1_DATA	SoundWire Data 1: Serialized data line containing frame and data being transmitted /Received
SNW1_CLK	SoundWire Clock 1: Serial bit clock used to control the timing of a transfer.
SNW2_DATA	SoundWire Data 2: Serialized data line containing frame and data being transmitted /Received
SNW2_CLK	SoundWire Clock 2: Serial bit clock used to control the timing of a transfer.
SNW3_DATA	SoundWire Data 3: Serialized data line containing frame and data being transmitted /Received
SNW3_CLK	SoundWire Clock 3: Serial bit clock used to control the timing of a transfer.

AUDIO HAS NOT BEEN IMPLEMENTED IN TENSOR I22. INSTEAD, AUDIO TEL IS USED AND IT ONLY NEEDS USB SIGNALS. (P2)


### 6.10.2 Legacy Audio Interface - Signal Description

Table 86. Legacy Audio Signals

Signal Name	Description
<b>Intel® High Definition Audio Interface</b>	
HDA_RST#	Master hardware reset to external codec(s)
HDA_SYNC	48 KHz fixed rate sample sync to the codec(s)
HDA_BCLK	24,000 MHz serial data clock generated by the Intel® HD Audio controller.
HDA_SDO	Serial TDM data output to the codec(s)
HDA_SDIN [1:0]	Serial TDM data inputs from the codec(s)
<b>I<sup>2</sup>S Interface</b>	
I2S_MCLK1	I <sup>2</sup> S* Master Clock Output
I2S_MCLK2_INOUT	Second I <sup>2</sup> S* Master Clock Output. Can be configured as input as a reference clock.
I2S[5:0]_SCLK	I <sup>2</sup> S Serial Bit Clocks for connections to I <sup>2</sup> S devices.
I2S[5:0]_TXD	I <sup>2</sup> S Transmit Data (Serial Data Out) for connection to I <sup>2</sup> S devices.
I2S[5:0]_RXD	I <sup>2</sup> S Receive Data (Serial Data In) for connection to I <sup>2</sup> S devices.
I2S[5:0]_SFRM	I <sup>2</sup> S Serial Frame for connection to I <sup>2</sup> S devices.
<b>DMIC Interface</b>	
DMIC_CLK_A[1:0]	Serial data clock to module A (left microphone) DMIC on interface/port 0 or 1.
DMIC_CLK_B[1:0]	Serial data clock to module B (right microphone) DMIC on interface/port 0 or 1.
DMIC_DATA[1:0]	Serial data input from the digital microphone module




PCIe GEN 4 CAPS: p.158/270 in TL-SBC



## 12.2 PCIe4 Gen4 Interface Signals


Signal Name	Description	Dir	Buffer Type	Link Type	Availability
PCIE4_RCOMP_P PCIE4_RCOMP_N	Resistance Compensation for PEG channel	I	Analog	Diff	UP3/UP4/H Processor Lines
PCIE4_TX_P[3:0] PCIE4_TX_N[3:0]	PCIe Transmit Differential Pairs	O	PCIE	Diff	UP3/UP4/H Processor Lines
PCIE4_RX_P[3:0] PCIE4_RX_N[3:0]	PCIe Receive Differential Pairs	I	PCIE	Diff	UP3/UP4/H Processor Lines

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date:	Thursday, April 07, 2022	Sheet 9 of 41




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, April 07, 2022	Sheet 10 of 41






- CLKOUT\_PCIE\_P/N [6:0] = Can be used for PCIe\* Gen1, Gen2, and Gen3 support
- CLKOUT\_PCIE\_P/N [4, 3, 0] = Must be used for PCIe\* Gen4 support




Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev>
Date:	Thursday, April 07, 2022	Sheet	12 of 41








to SoC





```
R66:
Option
ohm if
not st
stuff
induct
```



VRALERT\_MCP# 1  
GPFC B2 BC PROCHOT M

VRALERT#: ICC Max. throttling indicator from the PCH voltage regulators. VRALERT# pin allows the VR to force PCH throttling to prevent an over current shutdown. PMC based on the VRALERT# and messages from the processor. The messages from the processor allows the processor to constrain the PCH to a particular power budget.




C510,C11,C512 (Deleted, See Ver4.5)

Use 2.5V rating caps.  
MLCC cap recommendation based on VR solution with 150kHz VR bandwidth, or 600kHz switching frequency assuming BW= 1/4 of Fsw.  
Place board caps as close as possible to package in this order where 0402 to be the closest to package pins: VR ?7343? 0805? 0603-> 0402 ? package.  
\*a DCLL of 3.3mohm is required and bulk capacitors must be used.

Pair board caps with power/ground PTHs.  
Align caps along current flow path from VR to package pin

The VCC\_VNNEXT\_1P05 (VNN BYP) and VCC\_VI05EXT\_1P05 (VI05 BYP) are two optional dedicated voltage regulators that save platform power during low power states.

U1N VCCIN\_AUX




1.24 V for CNVi logic. This rail is generated internally with an LDO and needs to be routed to the motherboard for decoupling purpose only. This rail should not be driven by any motherboard power rails.

Deep Sx Well: 1.05 V. This rail is generated by on die DSW low dropout (LDO) linear regulator to supply DSW core logic.

Not Connected to any target except decoupling capacitor: C104

1.05 V Primary Well: for CNVi and other internal I/O blocks.  
(Make small plane not connected to anything except these 3 balls)

Audio Power 3.3 V or 1.8 V.  
Is supplied from +V1.8A or from



Use 2.5V rating caps.  
MLCC cap recommendation based on VR solution with 150kHz VR bandwidth, or 600kHz switching frequency assuming  $BW = \frac{1}{4}$  of  $F_{sw}$

Place board caps as close as possible to packag



NOTE: PLACE CAP CLOSES  
POSSIBLE TO THE BGA



## Trade-offs - Volume vs. Premium Power Maps:


Power maps are broken into two tiers: Volume and Premium. Volume focuses on cost savings with the fewest VRs and Premium focuses on the smallest solution size with the lowest power consumption. For a design focused on S0ix or Modern Standby\* power, the Premium power map is recommended. The designer may choose to implement a hybrid between Volume and Premium as long as guidelines are followed.

Title <Title>			
Size A3	Document Number <Doc>	Rev <Rev>	
Date:	Thursday, April 07, 2022	Sheet	15 of 41










CFG[17:0]	<p><b>Configuration Signals:</b> The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"><li>• <b>CFG[3], CFG[0]:</b> Reserved configuration lane.</li><li>• <b>CFG[2]: TGL UP4/UP3</b> Reserved</li><li>• <b>CFG[2]: H</b> PCI Express* Static x16 Lanes Numbering Reversal.<ul style="list-style-type: none"><li>— 1 - (Default) Normal</li><li>— 0 - Reversed</li></ul></li><li>• <b>CFG[4]:</b> eDP enable:<ul style="list-style-type: none"><li>— 1 = Disabled.</li><li>— 0 = Enabled.</li></ul></li><li>• <b>CFG[6:5]: TGL UP4/UP3</b> Reserved</li><li>• <b>CFG[6:5]: H</b> PCI Express* Bifurcation<ul style="list-style-type: none"><li>— 00 = 1 x8, 2 x4 PCI Express*</li><li>— 01 = reserved</li><li>— 10 = 2 x8 PCI Express*</li><li>— 11 = 1 x16 PCI Express*</li></ul></li><li>• <b>CFG[13:7]:</b> Reserved configuration lanes.</li><li>• <b>CFG[14]:</b> PEG60 (PCIe4) Lane Reversal:<ul style="list-style-type: none"><li>— 1 - (Default) Normal</li><li>— 0 - Reversed</li></ul></li><li>• <b>CFG[17:15]:</b> Reserved configuration lanes.</li></ul>	I	GTL	SE	UP3/UP4/H Processor Lines
-----------	--	---	-----	----	---------------------------



**BPM# [3:0]**  
Breakpoint and Performance Monitor Signals: Outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance.

### Processor Internal Pull-Up / Pull-Down Terminations

Signal Name	Pull Up/Pull Down	Rail	Value
BPM# [3:0]	Pull Up/Pull Down	VCC <sub>IO_OUT</sub>	16-60 Ω
PROC_PREQ#	Pull Up	VCC <sub>STG</sub>	3 KΩ
PROC_TDI	Pull Up	VCC <sub>STG</sub>	3 KΩ
PROC_TMS	Pull Up	VCC <sub>STG</sub>	3 KΩ
PROC_TRST#	Pull Down	VCC <sub>STG</sub>	3 KΩ
PROC_TCK	Pull Down	VCC <sub>STG</sub>	3 KΩ
CFG[17:0]	Pull Up	VCC <sub>IO_OUT</sub>	3 KΩ

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, April 07, 2022	Sheet 19 of 41



**Headers**

**audio**

**Extension headers**

Note: The Intel® Ethernet Connection I219 can be connected to one of the following PCI Express\* ports 7, 8 or, 9

**PCH UART**

This Circuit purpose is for the BIOS to be able to send commands to the BIOS Engineer PC and be able to read them. the BIOS Engineer will use DP9 Adapter to read the messages.

**B2B Receptacle**

Maximum Current Per Contact: 0.5A  
Maximum Voltage Per Contact: 100V

see TL-PDG p 104/506 table 49: DDI port signal mapping to the HDMI connector.

for this Face Module, this port is for DP so the option CTRLDATA and CTRLCLK has been deleted from the signals names in EB-TI22A Connector because they belong to HDMI.

mini DP ++ 2

for this Face Module, this port is for HDMI, so the option AUXP and AUXN has been deleted from the signals names in EB-TI22A Connector.

HDMI PORT 2

see TL-PDG p 103/506 table 48: DDI Port Signal Mapping for HDMI connector.

mini DP++ 1

for this Face Module, this port is for DP so the option CTRLDATA and CTRLCLK has been deleted from the signals names in EB-TI22A Connector because they belong to HDMI.

HDMI PORT 1

for this Face Module, this port is for HDMI, so the option AUXP and AUXN has been deleted from the signals names in EB-TI22A Connector.

182K16001S

Supply Voltages

USB 3.2 Port 1

USB 3.2 Port 2

I219

I211

LAN 1

LAN 2

USB2 Port 1

USB2 Port 2

OVER CURR

LAN

GPIOs

vPro

SMBus


POWER

Conn., B2B, 2x80 cont, P=0.635mm, Rec., H=4mm (mated 6,7,8,9,10mm), SMT

Title <Title>


Size A3 Document Number <Doc> Rev <RevCode>

Date: Thursday, April 07, 2022 Sheet 20 of 41

[illegible][illegible]

Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev Code>
Date	Thursday, April 07, 2022	Sheet	20 of 41





### 12.6.3 Digital Display Interface (DDI) Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDIA_TXP[3:0] DDIA_TXN[3:0] DDIB_TXP[3:0] DDIB_TXN[3:0]	<b>TX</b> Digital Display Interface Transmit: DisplayPort and HDMI Differential Pairs	O	DP*/HDMI	Diff	All Processor Lines.
DDIA_AUX_P DDIA_AUX_N DDIB_AUX_P DDIB_AUX_N	<b>AUX</b> Digital Display Interface Display Port Auxiliary: Half-duplex, bidirectional channel consist of one differential pair for each channel.	I/O	DP*	Diff	

Table 38. DisplayPort\* Signals

Description	Signal Mapping			Note
	Tiger Lake Processor	Tiger Lake PCH	CRB DisplayPort* Mapping	
Main Link (Tx) <b>TX</b>	DDIX_TXP/N[3:0]	N/A	N/A	1
	TCPX_TX_P/N[1:0] and TCPX_TXRX_P/N[1:0]	N/A	N/A	2
Aux Channel <b>AUX</b>	DDIX_AUXP/N	N/A	N/A	1
	TCPX_AUX_P/N	N/A	N/A	2
Hot Plug Detect	N/A	DDSP_HPD_x	N/A	
DISP_UTILS	Recommend 50 ohm nominal trace impedance. Requires level shifting on the platform.			
DDIA_RCOMP	150 ohm +/-1% pull-down to VSS			3
TC_RCOMP	150 ohm +/-1% connected between TC_RCOMP_P and TC_RCOMP_N			4

Note:  
1. Signals names apply for DDI A/B ports.  
2. Signals names apply for TCP ports.  
3. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.  
4. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.




Table 47. HDMI\* Signals

Description	Signal Mapping		Note
	Processor	PCH	
Main Link (Tx) <b>TX</b>	DDIX_TXP/N[3:0]	N/A	1
	TCPX_TX_P/N[0:1] and TCPX_TXRX_P/N[0:1]	N/A	2
DDC <b>DDC</b>	N/A	DDPX_CTRLCLK and DDPX_CTRLDATA	
Hot Plug Detect	N/A	DDSP_HPD_x	
DDIA_RCOMP	150 ohm +/-1% pull-down to VSS, Provide good noise isolation, Rdc<0.2 Ohm		3
TC_RCOMP	150 ohm +/-1% connected between TC_RCOMP_P and TC_RCOMP_N		4

Note:  
1. Signal names apply for DDI A/B ports.  
2. Signal names apply for TCP ports.  
3. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any DDI implemented.  
4. Provide good noise isolation, Platform Rdc<0.2 Ohm, require if any TCP implemented.

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date: Monday, April 11, 2022	Sheet 22	of 41



Question: how to know what is the address of each SPD in each channel?  
how to set which DDR4 is CH0 and which is CH1?

DDR4 SODIMM CH A



Small Outline Dual In-line Memory Module

+VDDQ (+VDD2\_MEM / +VDD2\_CPU)

DIMM ECC check bits  
(No Connection to MCP)

the outside resistors feed value of 000 (0x00) to the 3 pins - so the SPD connected there will respond at address 0x52 (0x50 + 0x00), shifted left 1 bit and the Read/Write bit added on - so 0xA0 or 0xA1

0x50 (Hex) = 01010000  
0x50 = 01010000 -> shift left -> 10100000 = 0xA0






Pin Location on SODDIMM:  
259-13x2=233


[illegible]

Change +VPP 2P5U MEM to +VPP


The schematic diagram illustrates the VREFCH1 circuit. It features a voltage divider network. The input signal, +V\_D4CH1\_CA\_VREF, is connected to a 2.2R resistor (R190). This resistor is connected to a node that also has a 22nF capacitor (C251) connected to ground and a 24.9R resistor (R194) connected to ground. This node is also connected to a 1K resistor (R192) which is connected to the output node +VREF\_CH1\_CA. A 100nF capacitor is connected to the output node +VREF\_CH1\_CA and ground.




## VCCIN RAIL POWER CONVERSION




## VCCIN AUX RAIL POWER CONVERSION



VID TABLE			
VID 1	VID 2	Output Voltage	Usage
0	0	0V	Power Saving State
0	1	1.1V	Register
1	0	1.65V	Full Current, TGL-UP4
1	1	1.8V	Initial Load for TGL-UP3/UP4 Full current, TGL-UP3



## VCCIN POWER CONVERSION PHASE I






## VCCIN POWER CONVERSION PHASE II

Title		
PWR MVP9- VCCIN PH1/PH2/PH3		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Sunday, April 10, 2022	Sheet 26 of 41




# VCCIN\_AUX POWER CONVERSION PHASE I






Date: Thursday, April 07, 2022 Sheet 26 of 41



5V , 15A

Open-Drain Power-Good Output. PGOOD is low when the output voltage is more than 200mV (typ) below or 300mV (typ) above the target voltage (VREFIN), during soft-start and soft-shutdown. After the soft-start circuit has terminated, PGOOD becomes high impedance if the output is in regulation. PGOOD is blanked-forced high-impedance state-when a dynamic REFIN transition is detected.

PGOOD is the open-drain output that continuously monitors the output voltage for undervoltage and overvoltage conditions. PGOOD is actively held low in shutdown (EN = GND), during soft-start, and soft-shutdown. Approximately 200ps (typ) after the soft-start terminates, PGOOD becomes high impedance as long as the feedback voltage is above the UVP threshold (REFIN - 200mV) and below the OVP threshold (REFIN + 300mV). PGOOD goes low if the feedback voltage drops 200mV below the target voltage (REFIN) or rises 300mV above the target voltage (REFIN), or the SMPS controller is shut down.



+5VA Plane stitching capacitors

C135-C154 (see in Ver4.5)

Title		
PWR 5V		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, April 07, 2022	Sheet 30 of 41



# PCH STRAPS

## TOP SWAP OVERRIDE

GPP\_B14

The strap has a 20 kohm  $\pm$  30% internal pull-down.


0=>Disable "Top Swap" mode. (Default)  
1=>Enable "Top Swap" mode.

This inverts an address on access to SPI, so the processor fetches the alternate boot block instead of the original boot-block. PCH will invert the appropriate address lines (A[23:16]) as selected in Top Swap Block size soft strap.

1. The internal pull-down is disabled after PCH PWROK is high.
2. Software will not be able to clear the Top Swap (TS) bit (Bus0, Device31, Function0, offset DCh, bit 4) until the system is rebooted.
3. The status of this strap is readable using the Top Swap bit.
4. This signal is in the primary well.

Sampled at Rising edge of PCH\_PWROK

OK



## TLS CONFIDENTIALITY

GPP\_CS / SML0ALERT#

ME TLS Confidentiality Strap (PU)

This strap has a 20 kohm  $\pm$  30% internal pull-down.


0=>Disable Intel® CSME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)  
1=>Enable Intel® CSME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel® AMT with TLS.  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

LOW - TLS CONFIDENTIALITY DISABLE  
HIGH - TLS CONFIDENTIALITY ENABLE

Native FI if Intel SMBus ASD Mode Configuration soft strap = 1, else GP-Out; Strap read at rising edge of RSMRST#. The internal 20 kohm  $\pm$  30% pull-down is disabled after RSMRST# de-asserts.

Sampled at Rising edge of RSMRST#

OK



## NO REBOOT

GPP\_B18 / GSPi0\_MOSI

The strap has a 20 kohm  $\pm$  30% internal pull-down.  
0=>Disable "No Reboot" mode. (Default)  
1=>Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.


Notes:

1. The internal pull-down is disabled after PCH PWROK is high.
2. This signal is in the primary well.

HIGH - NO REBOOT  
LOW- REBOOT ENABLED  
WEAK INTERNAL PD 20K

Sampled at Rising edge of PCH\_PWROK


OK



## STRAP FOR SPI 1.8V/3.3V SELECTION

(NOT A GPIO)

OK



There is no internal pull-up or pull-down on the strap. An external resistor is required.  
0 = SPI voltage is 3.3 V (4.7 kohm pull-down to GND)  
1 = SPI voltage is 1.8 V (4.7 kohm pull-up to VCCDSW\_3P3)

Not sampled. This strap must always be driven to a valid logic level

## DDP3 I2C / TBT LSX2 pins VCC configuration

GPP\_D10 / ISH\_SPI\_CLK / DDP3\_CTRLDATA / TBT\_LSX2\_RXD / BSSB\_LS2\_TX / GSPi2\_CLK

Already Has 100K PU (R144) to 3V3S at the DP++ HANDLING (Page 22)


This strap has a 20 kohm  $\pm$  30% internal pull-down.

0 = DDP3 I2C / TBT\_LSX2 / BSSB\_LS2 pins at 1.8 V  
1 = DDP3 I2C / TBT\_LSX2 / BSSB\_LS2 pins at 3.3 V

Strap read at rising edge of RSMRST#. External pull-up is required if signal used as HDMI Display I2C. The internal 20 kohm  $\pm$  30% pull-down is disabled after RSMRST# de-asserts

Sampled at Rising edge of RSMRST#

OK



## SPI0\_IO2 STRAP - RSVD

PU PLACED NEXT TO SPI FLASH (U26)

## SPI0\_IO3 STRAP - RSVD

PU PLACED NEXT TO SPI FLASH (U26)

## Flash Descriptor Security Override

GPP\_R2 / HDA\_SDO / I2S0\_TXD STRAP

HIGH: OVERRIDEN  
LOW: SECURITY MEASURES NOT OVERRIDEN

WEAK INTERNAL PD 20K


THIS SIGNAL IS TIED TO A JUMPER ON ATP CARD (IF JUMPER INSIDE HDA\_SDO\_ATP IS PULLED TO +3V3DSW THROUGH 1K PU)

Strap read at rising edge of PCH\_PWROK. The internal 20 kohm  $\pm$  30% pull-down is disabled after PCH\_PWROK is high.

To support Intel® ME, a SPI flash is required on the platform with sufficient space to hold system BIOS, Intel® ME firmware, Intel® Integrated Sensor Solution firmware and any additional third party data storage. The SPI flash needs to be powered in states S0 through S5, independent of Intel® ME power state.  
GPP\_R2 / HDA\_SDO / I2S0\_TXD signal is used for Flash Descriptor Security Override (which is also known as Intel® ME Debug Mode). This signal input should be tied to a jumper which connects to power through an external pull-up (1 KO  $\pm$ 5%) only. When this signal is asserted, the Flash Security gets overridden for ease of image programming.

Sampled at Rising edge of PCH\_PWROK

OK



## JTAG ODT DISABLE - GPP\_E6

GPP\_E6 / THC0\_SPI1\_RST#


This strap does not have an internal pull-up or pull-down. External pull-up is recommended  
0=> JTAG ODT is disabled  
1=> JTAG ODT is enabled

CAD NOTE:

Strap read at rising edge of RSMRST#. External pull-up is required. Recommend 100 kohm. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

PLACE R355 AND R404 CLOSE TO THE SPI SIGNAL TO AVOID STUB

OK



## USB\_OC\_CD#

10K PU at EB-TI22A

OK

## GPP\_E10 / THC0\_SPI1\_CS#

THC0\_SPI1 Chip Select: Used to select the touch devices if it is connected to THC0\_SPI1 interface.

THC NOT USED IN TENSOR-I22

CAD NOTE:

PLACE R414,R415 AND R422 CLOSE TO THE SPI SIGNAL TO AVOID STUB

OK

## GPP\_E11 / THC0\_SPI1\_CLK

THC0\_SPI1 Clock: THC0 SPI1 clock output from PCH. Supports 20 Mhz, 33 Mhz and 50 Mhz.

THC NOT USED IN TENSOR-I22

CAD NOTE:

PLACE R429,R430 AND R431 CLOSE TO THE SPI SIGNAL TO AVOID STUB

OK

## XTAL Frequency Selection


GPP\_F0 / CNV\_BRI\_DT / UART0\_RTS#

GPP\_F0 Pin is at 0 (38.4 Mhz) by the internal PD.

This strap has a 20 kohm  $\pm$  30% internal pull-down.  
0 = 38.4 MHz (default)  
1 = 24 MHz  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

Sampled at Rising edge of RSMRST#

OK



## M.2 CNVi Mode Select


GPP\_F2 / CNV\_RGI\_DT / UART0\_TXD

A weak external PU is required to disable CNVi by default. When a companion chip is connected, the required PD on the device will pull the strap low to enable CNVi.

This strap does not have an internal pull-up or pull-down. A weak external pull-up is required.  
0= Integrated CNVi enabled.  
1= Integrated CNVi disabled.  
Note: When a RF companion chip is connected to the PCH CNVi interface, the device internal pull-down resistor will pull the strap low to enable CNVi interface.

Sampled at Rising edge of RSMRST#

OK



## USB\_OC\_AB#

10K PU at EB-TI22A

OK

## BOOT STRAP - BIT 0

This strap has a 20 kohm  $\pm$  30% internal pull-down. This is bit 0 (LSB) of a total of 4-bit encoded pin straps for boot configuration.

This strap is used in conjunction with Boot Strap 1,2,3. (on GPP\_H0, GPP\_H1, GPP\_H2 respectively). 4-bit boot strap configuration encodings:

0000 = Master Attached Flash Configuration (BIOS / Intel CSME on SPI). eSPI is enabled

0010 = Master Attached Flash Configuration (BIOS / Intel CSME on SPI). eSPI is disabled

0100 = BIOS on eSPI Peripheral Channel; CSME on master attached SPI

1000 = Slave Attached Flash Configuration (BIOS / Intel CSME on eSPI attached device)

1100 = BIOS on eSPI peripheral Channel; Intel CSME on slave attached SPI.


Others: Reserved

Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.

2. This signal is in the primary well.

Strap read at rising edge of RSMRST#. The internal 20 kohm  $\pm$  30% pull-down is disabled after RSMRST# de-asserts.

OK




## BOOT STRAP - BIT 1

GPP\_H0

used for M2 PCH SSD RTD3, using AND between BUF\_PLTRST# and GPPC\_H0  
Check TL-SBC (44/270)


OK



## BOOT STRAP - BIT 2

GPP\_H1

OK




## BOOT STRAP - BIT 3

GPP\_H2

OK

Strap read at rising edge of RSMRST#. The internal 20 kohm  $\pm$  30% pull-down is disabled after RSMRST# de-asserts.



Title			
PCH STRAPS (1 OF 2)			
Size	Document Number		Rev
A3	<Doc>		<R
Date:	Thursday, April 07, 2022		
Sheet	32	of	41

PCH STRAPS

DDP1 I2C / TBT\_LSX0 pins VCC configuration

GPP\_E19 / DDP1\_CTRLDATA / TBT\_LSX0\_RXD / BSSB\_LS0\_TX

VCCPRIM\_1P8  
or  
VCCPRIM\_3P3

OK

Already Has 100K PU (R130) to 3V3S at the DP++ HANDLING (Page 21)

This strap has a 20 kohm ± 30% internal pull-down.  
0=> DDP1 I2C / TBT\_LSX0 / BSSB\_LS0 pins at 1.8 V  
1=> DDP1 I2C / TBT\_LSX0 / BSSB\_LS0 pins at 3.3 V  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

there is 2.2K PU on DDP1\_CTRLDATA

Sampled at Rising edge of RSMRST#

DDP2 I2C / TBT\_LSX1 pins VCC configuration

GPP\_E21 / DDP2\_CTRLDATA / TBT\_LSX1\_RXD / BSSB\_LS1\_TX

NOTE: BSSB - Boundary Scan Sideband Low Speed Receive 1 for debug purposes

HIGH: 3.3V

LOW: 1.8V

Already Has 100K PU (R137) to 3V3S at the DP++ HANDLING (Page 22)


**LSx Interface:**  
The PCH LSx interface enables communication between one thunderbolt controller to another. TGL UP3/UP4 supports 4 pairs of LSx signals. The LSx signals use a UART interface. It operates at a 1 MHz baud rate and shares identical electrical characteristics/routing guidelines as UART.

This strap has a 20 kohm ± 30% internal pull-down.  
0 = DDP2 I2C / TBT\_LSX1 / BSSB\_LS1 pins at 1.8 V  
1 = DDP2 I2C / TBT\_LSX1 / BSSB\_LS1 pins at 3.3 V  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

Sampled at Rising edge of RSMRST#

DBG\_PMODE

RESERVED



OK


This strap has a 20 kohm ± 30% internal pull-up.  
This strap should sample high. There should NOT be any onboard device driving it to opposite direction during strap sampling.  
Notes: 1. The internal pull-up is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

Sampled at Rising edge of RSMRST#

CPUNSSC CLOCK FREQ

GPP\_B23 / SML1ALERT# / PCHHOT# / GSP11\_CS1#

OK




This strap has a 20 kohm ± 30% internal pull-down.  
0 = 38.4 MHz clock (direct from crystal) (default)  
1 = 19.2 MHz clock (derived from 38.4 MHz crystal)  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. When used as PCHHOT# and strap low, a 150 kohm pull-up is needed to ensure it does not override the internal pull-down strap sampling.  
3. This signal is in the primary well.

GPD7

STRAP: RESERVED

OK

Strap read at rising edge of DSW\_PWR0K. The internal pull-down 20 kohm ± 30% is disabled after DSW\_PWR0K is high. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.



GPP\_F10

STRAP: RESERVED


OK

This strap has a 20 kohm ± 30% internal pull-down.  
This strap should sample LOW. There should NOT be any onboard device driving it to opposite direction during strap sampling.  
Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.




Sampled at Rising edge of RSMRST#

PCH GLITCH ISSUE MITIGATION

RC0201




Title		
PCH STRAPS (2 OF 2)		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, April 07, 2022	Sheet 33 of 41



Peak Current: 950mA

(Connectivity - WiFi/BT)

No need for the common mode filter on USB 2.0 interface. It doesn't go outside of the box.



W\_DISABLE2# (pin 54 in M.2 2230 pinout, pin 63 in M.2 1216SD pinout) serves as HW RF kill for the Bluetooth® radio.

Asserting W\_DISABLE2# signal will result in a complete shutdown of the Bluetooth® part. The result from the user perspective is similar to removing the Bluetooth® device from the laptop.

W\_DISABLE2# characteristics

Internal pull-up resistor min 100 kOhm, max 200kOhm

VII, for asserting min 0V, max 0.6V

VTH for de-asserting min 1.26V, max 3.3V or float (not connected)

The recommendation is to use HW RF kill functionality by using a GPIO pin provided by the ACPI to turn on/off the radio of the Bluetooth® device. BIOS shall implement ACPI function for HW RF-Kill implementation in the OS. For more information, please refer to Intel document 559910, Intel Connectivity Platform BIOS Guidelines, Section 3.1.5.6, "BT RTD3 control."

Pin #	Pin Name Platform Pinout	Pin Name Spec (Product side) Pinout	Pin Name Module Pinout	Direction w/ respect to JfP/HrP/ JnP2 Module	JfP/HrP /JnP2 Voltage on Module Side	Connection on Platform/Usage
20	UART WAKE#	UART WAKE#	NC	O	3.3 V	Not used by Harrison Peak Optional UART interface when used with Discrete
21	WGR_CLKN	SDIO_WAKE#	WGR_ CLKN	O	CNVio PHY	CNVio bus Rx clock
22	UART TXD/BRI_RS P	UART TXD	BRI_RSP	O	1.8 V	BRI bus RX Optional PCM interface when used with Discrete
23	WGR_CLKP	SDIO_RESET#	WGR_ CLKP	O	CNVio PHY	CNVio bus Rx clock
24	Connector Key	Connector Key	Module Key			
25	Connector Key	Connector Key	Module Key			
26	Connector Key	Connector Key	Module Key			
27	Connector Key	Connector Key	Module Key			
28	Connector Key	Connector Key	Module Key			
29	Connector Key	Connector Key	Module Key			
30	Connector Key	Connector Key	Module Key			
31	Connector Key	Connector Key	Module Key			
32	UART TXD/RGL_DT	UART RXD	RGL_DT	I	1.8 V	RGL bus TX, 1.8v-PU in CRF Optional PCM interface when used with Discrete
33	GND	GND	GND			
34	UART CTS/RGL_RS P	UART RTS	RGL_RSP	O	1.8 V	RGL bus RX Optional PCM interface when used with Discrete
36	UART RTS/BRI_DT	UART CTS	BRI_DT	I	1.8 V	BRI bus TX



Pin #	Pin Name Platform Pinout	Pin Name Spec (Product side) Pinout	Pin Name Module Pinout	Direction w/respect to JfP /HrP / JnP2 Module	JfP /HrP /JnP2 Voltage on Module Side	Connection on Platform/Usage
35	PETp0	PERp0	NC		PCIe* PHY	Not used by Harrison Peak Shall be connected to PCIe* for Discrete support PCIe* PHY signals
36	UART RTS/BRI_DT	UART CTS	BRI_DT	I	1.8 V	BRI bus TX
37	PETn0	PERn0	NC		PCIe* PHY	Not used by Harrison Peak Shall be connected to PCIe* for Discrete support PCIe* PHY signals
38	CLINK RESET	<Vendor Defined> CLINK RESET	NC			Not used by Harrison Peak Optional CLINK interface when used with Discrete
39	GND	GND	GND			
40	CLINK DATA	<Vendor Defined> CLINK DATA	NC			Not used by Harrison Peak Optional CLINK interface when used with Discrete
41	PERp0	PETp0	NC		PCIe* PHY	Not used by Harrison Peak Shall be connected to PCIe* for Discrete support PCIe* PHY signals
42	CLINK CLK	<Vendor Defined> CLINK CLK	NC			Not used by Harrison Peak Optional CLINK interface when used with Discrete
43	PERn0	PETn0	NC		PCIe* PHY	Not used by Harrison Peak Shall be connected to PCIe* for Discrete support PCIe* PHY signals



Size A3	Document Number <Doc>	Rev <RevC>
------------	--------------------------	---------------



Communication Equipment, Cellular Modem, 5G/LTE/HSPA+/WCDMA/GNSS, Global-Band, M.2 3052 (Key B), Sierra EM9191

613B01016  
P 150/270 IN TL-SBC  
M.2 Socket 2 - Key B  
(WWAN, NO SATA)

No need for the common mode filter on USB 2.0 interface. It doesn't go outside of the box.






**CONFIG 1,2,3:**  
Tied to Ground on the WWAN M.2 module at the M.2 interface connector.

**CONFIG 0:**  
This signal is not connected on the WWAN M.2 module.

Product Side Pinout

EM919X

Table 3-1: Host Interface (75-pin) Connections—Module View (Continued)								
Pin	Signal name	Pin type <sup>a</sup>	Description	Direction <sup>b</sup>	Active state	Voltage levels (V)		
						Min	Typ	Max
41	PCIE_TXM0		PCIE Negative Transmit Data	Output	Differential	–	–	–
42	QTM1_PON <sup>d</sup>	O	mmWave antenna module Power On signal (from EM9190)	Output	High	1.35	–	1.8
					Low	0	–	0.45
43	PCIE_TXP0		PCIE Positive Transmit Data0	Output	Differential	–	–	–
44	QTM2_PON <sup>d</sup>	O	mmWave antenna module Power On signal (from EM9190)	Output	High	1.35	–	1.8
					Low	0	–	0.45
45	GND	V	Ground	Input	Power	–	0	–
46	QTM3_PON <sup>d</sup>	O	mmWave antenna module Power On signal (from EM9190)	Output	High	1.35	–	1.8
					Low	0	–	0.45
47	PCIE_RXM0		PCIE Negative Receive Data0	Input	Differential	–	–	–
48	QTM_IO_1.9V <sup>d</sup>	V	1.904 V power supply	Output	Power	1.8	1.904	2
49	PCIE_RXP0		PCIE Positive Receive Data0	Input	Differential	–	–	–
50	PCIE_PERST_N		PCIE Reset	Input	Low	0	–	0.7
				Input	High	1.5	–	VCC
51	GND	V	Ground	Input	Power	–	0	–
52	PCIE_CLKREQ_N	OC	PCIE Clock Request	Output	Low	0	–	0.35
53	PCIE_REFCLKM		PCIE Negative Reference Clock	Input	Differential	–	–	–
54	PCIE_PEWAKE_N	OC	PCIE Wake	Output	Low	0	–	0.35
55	PCIE_REFCLKP		PCIE Positive Reference Clock	Input	Differential	–	–	–
56	NC		Reserved—Host must not repurpose this pin.					
57	GND	V	Ground	Input	Power	–	0	–
58	NC		Reserved—Host must not repurpose this pin.					
59	ANT_CTRL0		Antenna tuning control (low bands)	Output	High	1.35	–	1.8
				Output	Low	0	–	0.45
60	Reserved		Reserved—Host must not repurpose this pin.					
61	ANT_CTRL1		Antenna tuning control (low bands)	Output	High	1.35	–	1.80
				Output	Low	0	–	0.45




P 143/270 IN TL-SBC

980 PRO PCIe 4.0 NVMe M.2 250GB SSD

changed from H=4.2mm to H=6.7mm

changed from 182K06700S to 182K06706S

M.2 Socket 3 - Key M



A PCIe\* Lane is composed of a single pair of Transmit (TX) and Receive (RX) differential pairs, for a total of four data wires per PCIe\* Lane (such as, PCIe[3]\_TXP/PCIe[3]\_TXN and PCIe[3]\_RXP/PCIe[3]\_RXN make up PCIe Lane 3). A connection between two PCIe\* devices is known as a PCIe\* Link, and is built up from a collection of one or more PCIe\* Lanes which make up the width of the link (such as bundling 2 PCIe\* Lanes together would make a x2 PCIe\* Link). A PCIe\* Link is addressed by the lowest number PCIe\* Lane it connects to and is known as the PCIe\* Root Port (such as a x2 PCIe\* Link connected to PCIe\* Lanes 3 and 4 would be called x2 PCIe\* Root Port 3).

PCIe-GEN4


PCIe Gen4 : 16.0 GT/s = 1.969 GB/s (per lane)

PCIe gen. 3 muxed with SATA 3

SATA does not support signal polarity reversal and does not support lane reversal.

SATA\_RX\_N0 / PCIe4\_RX\_P0  
SATA\_RX\_P0 / PCIe4\_RX\_N0  
SATA\_TX\_P0 / PCIe4\_TX\_N0  
SATA\_TX\_N0 / PCIe4\_TX\_P0

SATA\_PCIE\_SEL  
U37 PD  
R467 10k






SATA #1 (From PCH)

PCIe-GEN4 (From CPU)


SATA #1 and PCIe-GEN4 come from two different sources which have constant type of signals. It's not like SATAxPCIEx BX signals in SBC-CLH that could be SATA or PCIe.

Title		
M.2 M (SSD)		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, April 07, 2022	Sheet 37 of 41

2-Load Branch MAF Topology (Master Attached Flash)




Connection Diagram




Truth Table



OE1	OE2	B0-B4	B5-B9	Function
L	L	A0-A4	A5-A9	Connect
L	H	A0-A4	HIGH-Z State	Connect
H	L	HIGH-Z State	A5-A9	Connect
H	H	HIGH-Z State	HIGH-Z State	Disconnect









## PCIe-GEN3



Title			
TRIP 1&2			
Size A3	Document Number <Doc>		Rev <Rev Code>
Date:	Thursday, April 07, 2022		Sheet 40 of 41



UN-IMPELEMNTED (VCCSTG CPU & VCCST CPU WERE MERGED TOGETHER) :



IN VOLUME: VccSTG gated by SLP\_S3#  
IN Premium, VccSTG gated by {CPU\_C10\_GATE#}

Figure 247. Premium PWROK Generation Flow Diagram

