

[Back to main](#)

- Notes:**
- Please **read the instruction carefully** before you start to fill-in this sheet (click the link below for more information).
  - For **DDR\_VPP** (TGL-UP3: Row 28 and 64; TGL-H: Row 107 and 144), **DDR\_VDD2** (Row 33) and **DDR\_VDDQ** (Row 34 and 61) power rails, **please use the drop-down button** to select the right voltage specification based on memory configuration.
- [Instruction \(Click here\)](#)

**Tiger Lake UP3**

Power Up Sequence			Voltage Check			Timing Check				
SL No	Rail Name	Net Name in SCH [Fill up by customer own design]	Voltage (V)	Tolerance	Measurement (V)	Recommended Measurement Label		Δt,ms (~80%>~80%)	t,ms (@~80%)	Scope Capture
1	VCCRTC	+VCCPRTC_3P3	2.00 - 3.30	+5%	0.00		V3.3A_RTC	1		<a href="#">1</a>
2	RTCST#	RTC_RST_N	3.00 - 3.30	N/A	0.00		RTC_RST_N		0.00	
3	SRTCST#	SRTC_RST_N	3.00 - 3.30	N/A	0.00		SRTC_RST_N		0.00	
4	VCCDSW_3P3	+VCCPDSW_3P3	3.30	5%	0.00	2	DSW_3P3		0.00	<a href="#">2</a>
5	DSW_PWROK	DSW_PWROK	3.30	5%	0.00		DSW_OK		32.00	
6	SLP_SUS#	PM_SLP_SUS_N	3.30	5%	0.00		SLP_SUS		95.85	
7	V5.0A	+V5A	5.00	5%	0.00	3	V5A		87.85	<a href="#">3</a>
8	VCCPRIM_3P3	+VCCPRIM_3P3	3.30	5%	0.00		VCC_3P3		87.85	
9	VCCPRIM_1P8	+VCCPRIM_1P8	1.80	5%	0.00		VCC_1P8		87.85	
10	VCCIN_AUX	+VCCIN_AUX	1.80	-10% / +5%	0.00	4	VCCIN_AUX		87.85	<a href="#">4</a>
11	VNN_BYPASS	+VCC_VNNEXT_1P05V	1.05	5%	0.00		VNN_BYP		87.85	
12	V1.05A_BYPASS	+VCC_V1P05EXT_1P05V	1.05	5%	0.00		V1P05_BYP		87.85	
13	RSMRST#	PM_RSMRST_N	3.30	5%	0.00	5	RSMRST	5	87.85	<a href="#">5</a>
14	PWRBTN#	PM_PWRBTN_N	3.30	5%	0.00		PWRBTN		87.85	
15	SLP_S5#	PM_SLP_S5_N	3.30	5%	0.00		S5		87.85	<a href="#">6</a>
16	SLP_S4#	PM_SLP_S4_N	3.30	5%	0.00	6	S4		87.85	
17	DDR_VPP (DDR4)	+V1.8U_2.5U_MEM	2.50	5%	0.00		VPP (DDR4)		87.85	
18	SLP_S3#	PM_SLP_S3_N	3.30	5%	0.00		S3		87.85	<a href="#">7</a>
19	SLP_S0#	PMSLP_S0_N	3.30	5%	0.00	7	S0		87.85	
20	CPU_C10_GATE#	CPU_C10_GATE_N	3.30	5%	0.00		C10		87.85	<a href="#">8</a>
21	VCCST (VCCST_CPU)	+VCCST_CPU	1.025	5%	0.00		VCCST		87.85	
22	DDR_VDD2 (DDR4)	+VDD2_CPU	1.200	5%	0.00	8	VDD2 (DDR4)		87.85	
23	DDR_VDDQ (DDR4)	+VDD2_MEM	1.20	5%	0.00		VDDQ (DDR4)		87.85	<a href="#">9</a>
24									87.85	
25	ALL_SYS_PWRGD	ALL_SYS_PWRGD	3.30	5%	0.00	10	ALL_SYS_PWRGD		87.85	<a href="#">10</a>
26	VCCST_PWRGD	VCCST_PWRGD	1.05	5%	0.00		VCCST_PWRGD		87.85	
27	VTT	+V_VDD2_VTT	0.60	5%	0.00		VTT		87.85	
28	PCH_PWROK	PM_PCH_PWROK	3.30	5%	0.00	11	PCH_PWROK		87.85	<a href="#">11</a>
29	VCCIN	+VCCIN	1.80	±20mV	0.00		VCCIN		87.85	
30	PROCPWRGD	CPUPWRGD	1.00	5%	0.00		PROCPWRGD		87.85	
31	VCCIO	+VCCIO_OUT	1.05	5%	0.00	12	VCCIO		87.85	<a href="#">12</a>
32	SYS_PWROK	SYS_PWROK	3.30	5%	0.00		SYS_PWROK		87.85	
33	PLTRST#	PLTRST_N	3.30	5%	0.00		PLTRST#		87.85	

VDD2\_MEM ARRIVES 500 MS BEFORE BUF\_PLT\_RST\_N  
VTT ARRIVES 1200 MS BEFORE BUF\_PLT\_RST\_N

Power Down Sequence			Voltage Check			Timing Check				
SL No	Rail Name	Net Name in SCH [Fill up by customer own design]	Voltage (V)	Tolerance	Measurement (V)	Measurement Label		Δt,ms (~80%>~80%)	t,ms (@~80%)	Scope Capture
1	PLTRST#	PLTRST_N	3.30	5%	0.00		PLTRST#	1		<a href="#">1</a>
2	PROCPWRGD	CPUPWRGD	1.00	5%	0.00		PROCPWRGD		0.00	
3	SLP_S3#	PM_SLP_S3_N	3.30	5%	0.00		S3		0.00	<a href="#">2</a>
4	ALL_SYS_PWRGD	ALL_SYS_PWRGD	3.30	5%	0.00	2	ALL_SYS_PWRGD		0.00	
5	VCCST_PWRGD	VCCST_PWRGD	1.05	5%	0.00		VCCST_PWRGD		0.00	
6	PCH_PWROK	PM_PCH_PWROK	3.30	5%	0.00		PCH_PWROK		0.00	<a href="#">3</a>
7	SYS_PWROK	SYS_PWROK	3.30	5%	0.00	3	SYS_PWROK		0.00	
8	VCCIN	+VCCIN	1.80	±20mV	0.00		VCCIN		0.00	
9	VTT	+V_VDD2_VTT	0.60	5%	0.00		VTT		0.00	<a href="#">4</a>
10	VCCSTG	+VCCSTG_CPU	1.025	5%	0.00	4	VCCSTG		0.00	
11	SLP_S4#	PM_SLP_S4_N	3.30	5%	0.00		S4		0.00	
12	DDR_VDDQ (DDR4)	+VDD2_MEM	1.20	5%	0.00		DDR_VDDQ (DDR4)		0.00	<a href="#">5</a>
13	VCCST	+VCCST_CPU	1.025	5%	0.00	5	VCCST		0.00	
14	SLP_S5#	PM_SLP_S5_N	3.30	5%	0.00		S5		0.00	
15	DDR_VPP (DDR4)	+V1.8U_2.5U_MEM	2.50	5%	0.00		DDR_VPP (DDR4)		0.00	<a href="#">6</a>
16	SLP_SUS#	PM_SLP_SUS_N	3.30	5%	0.00	6	SLP_SUS#		0.00	
17	DSW_PWROK	DSW_PWROK	3.30	5%	0.00		DSW_PWROK		0.00	<a href="#">7</a>
18	RSMRST#	PM_RSMRST_N	3.30	5%	0.00		RSMRST#		0.00	
19	SLP_S0#	PM_SLP_S0_N	3.30	5%	0.00	7	S0		0.00	
20	CPU_C10_GATE#	CPU_C10_GATE_N	3.30	5%	0.00		C10		0.00	<a href="#">8</a>
21	VCCDSW_3P3	+VCCPDSW_3P3	3.30	5%	0.00		VCCDSW_3P3		0.00	
22	V5.0A	+V5A	5.00	5%	0.00	8	V5A		0.00	
23	VCCPRIM_3P3	+VCCPRIM_3P3	3.30	5%	0.00		VCCPRIM_3P3		0.00	<a href="#">9</a>
24	VCCPRIM_1P8	+VCCPRIM_1P8	1.80	5%	0.00		VCCPRIM_1P8		0.00	
25	VCC1P05_OUT_PCH	+VCC1P05_OUT_PCH	1.05	5%	0.00	9	VCC1P05_OUT_PCH		0.00	
26	VCCIN_AUX	+VCCIN_AUX	1.80	-10% / +5%	0.00		VCCIN_AUX		0.00	<a href="#">10</a>
27	VNN_BYPASS	+VCC_VNNEXT_1P05V	1.05	5%	0.00		VNN_BYP		0.00	
28	V1.05A_BYPASS	+VCC_V1P05EXT_1P05V	1.05	5%	0.00	10	V1.05A_BYP		0.00	
29	PWRBTN#	PM_PWRBTN_N	3.30	5%	0.00		PWRBTN#		0.00	<a href="#">11</a>
30	VCCRTC	+VCCPRTC_3P3	2.00 - 3.30	+5%	0.00		VCCRTC		0.00	
31	RTCST#	RTC_RST_N	3.00 - 3.30	N/A	0.00	11	RTCST#		0.00	
32	SRTCST#	SRTC_RST_N	3.00 - 3.30	N/A	0.00		SRTCST#		0.00	

**Tiger Lake H**

Power Up Sequence			Voltage Check			Timing Check				
SL No	Rail Name	Net Name in SCH [Fill up by customer own design]	Voltage (V)	Tolerance	Measurement (V)	Recommended Measurement Label		Δt,ms (~80%>~80%)	t,ms (@~80%)	Scope Capture
1	VCCRTC	+VCCPRTC_3P3	2.00 - 3.30	+5%	0.00		V3.3A_RTC	1		<a href="#">1</a>
2	RTCST#	RTC_RST_N	3.00 - 3.30	N/A	0.00		RTC_RST_N		0.00	
3	SRTCST#	SRTC_RST_N	3.00 - 3.30	N/A	0.00		SRTC_RST_N		0.00	
4	VCCDSW_3P3	+VCCPDSW_3P3	3.30	5%	0.00	2	DSW_3P3		0.00	<a href="#">2</a>
5	DSW_PWROK	DSW_PWROK	3.30	5%	0.00		DSW_OK		0.00	
6	SLP_SUS#	PM_SLP_SUS_N	3.30	5%	0.00		SLP_SUS		0.00	
7	V5.0A	+V5A	5.00	5%	0.00	3	V5A		0.00	<a href="#">3</a>
8	VCCPRIM_3P3	+VCCPRIM_3P3	3.30	5%	0.00		VCC_3P3		0.00	
9	VCCPRIM_1P8	+VCCPRIM_1P8	1.80	5%	0.00		VCC_1P8		0.00	
10	VCCIN_AUX	+VCCIN_AUX	1.80	-5% / +10%	0.00	4	VCCIN_AUX		0.00	<a href="#">4</a>
11	VNN_BYPASS	+VCC_VNNEXT_1P05V	1.05	5%	0.00		VNN_BYP		0.00	
12	V1.05A_BYPASS	+VCC_V1P05EXT_1P05V	1.05	5%	0.00		V1P05_BYP		0.00	
13	RSMRST#	PM_RSMRST_N	3.30	5%	0.00	5	RSMRST	5	0.00	<a href="#">5</a>
14	PWRBTN#	PM_PWRBTN_N	3.30	5%	0.00		PWRBTN		0.00	
15	SLP_S5#	PM_SLP_S5_N	3.30	5%	0.00		S5		0.00	<a href="#">6</a>
16	SLP_S4#	PM_SLP_S4_N	3.30	5%	0.00	6	S4		0.00	
17	DDR_VPP (DDR4)	+V1.8U_2.5U_MEM	2.50	5%	0.00		VPP (DDR4)		0.00	
18	SLP_S3#	PM_SLP_S3_N	3.30	5%	0.00		S3		0.00	<a href="#">7</a>
19	SLP_S0#	PMSLP_S0_N	3.30	5%	0.00	7	S0		0.00	
20	CPU_C10_GATE#	CPU_C10_GATE_N	3.30	5%	0.00		C10		0.00	<a href="#">8</a>
21	VCCST	+VCCST_CPU	1.065	5%	0.00		VCCST		0.00	
22	DDR_VDD2	+VDD2_CPU	1.20	5%	0.00	8	VDD2		0.00	
23	DDR_VDDQ	+VDD2_MEM	1.20	5%	0.00		VDDQ		0.00	<a href="#">9</a>
24	VCCSTG	+VCCSTG_CPU	1.065	5%	0.00		VCCSTG		0.00	
25	VCC1P8A	+VCC1P8A	1.80	5%	0.00	9	VCC1P8A		0.00	<a href="#">10</a>
26	ALL_SYS_PWRGD	ALL_SYS_PWRGD	3.30	5%	0.00		ALL_SYS_PWRGD		0.00	
27	VCCST_PWRGD	VCCST_PWRGD	1.05	5%	0.00		VCCST_PWRGD		0.00	
28	VTT	+V_VDD2_VTT	0.60	5%	0.00	10	VTT		0.00	<a href="#">11</a>
29	PCH_PWROK	PM_PCH_PWROK	3.30	5%	0.00		PCH_PWROK		0.00	
30	VCCIN	+VCCIN	1.80	±20mV	0.00		VCCIN		0.00	
31	PROCPWRGD	CPUPWRGD	1.00	5%	0.00	11	PROCPWRGD		0.00	<a href="#">12</a>
32	VCCIO	+VCCIO_OUT	1.05	5%	0.00		VCCIO		0.00	

33	PLTRST#	SYS_PWROK	SYS_PWROK	3.30	5%	0.00	PLTRST#		0.00	
34	PLTRST#	PLTRST#	PLTRST_N	3.30	5%	0.00	PLTRST#		0.00	

Power Down Sequence			Voltage Check			Timing Check				
SL No	Rail Name	Net Name in SCH [Fill up by customer own design]	Voltage (V)	Tolerance	Measurement (V)	Measurement Label		Δt.ms (~80%>~80%)	t.ms (@~80%)	Scope Capture
1	PLTRST#	PLTRST_N	3.30	5%	0.00	PLTRST#	1			<a href="#">1</a>
2	PROCPWRGD	CPUPWRGD	1.00	5%	0.00	PROCPWRGD			0.00	
3	SLP_S3#	PM_SLP_S3_N	3.30	5%	0.00	S3	2		0.00	<a href="#">2</a>
4	VCCSTG	+VCCSTG_CPU	1.065	5%	0.00	VCCSTG			0.00	
5	ALL_SYS_PWRGD	ALL_SYS_PWRGD	3.30	5%	0.00	ALL_SYS_PWRGD			0.00	
6	VCCST_PWRGD	VCCST_PWRGD	1.05	5%	0.00	VCCST_PWRGD	3		0.00	<a href="#">3</a>
7	PCH_PWROK	PM_PCH_PWROK	3.30	5%	0.00	PCH_PWROK			0.00	
8	SYS_PWROK	SYS_PWROK	3.30	5%	0.00	SYS_PWROK			0.00	
9	VCCIN	+VCCIN	1.80	±20mV	0.00	VCCIN	4		0.00	<a href="#">4</a>
10	VTT	+V_VDD2_VTT	0.60	5%	0.00	VTT			0.00	
11	VCCST	+VCCST_CPU	1.065	5%	0.00	VCCST			0.00	
12	SLP_S4#	PM_SLP_S4_N	3.30	5%	0.00	S4	5		0.00	<a href="#">5</a>
13	DDR_VDDQ	+VDD2_MEM	1.20	5%	0.00	DDR_VDDQ			0.00	
14	SLP_S5#	PM_SLP_S5_N	3.30	5%	0.00	S5			0.00	
15	DDR_VPP (DDR4)	+V1.8U_2.5U_MEM	2.50	5%	0.00	DDR_VPP (DDR4)	6		0.00	<a href="#">6</a>
16	SLP_SUS#	PM_SLP_SUS_N	3.30	5%	0.00	SLP_SUS#			0.00	
17	DSW_PWROK	DSW_PWROK	3.30	5%	0.00	DSW_PWROK			0.00	<a href="#">7</a>
18	RSMRST#	PM_RSMRST_N	3.30	5%	0.00	RSMRST#	7		0.00	
19	SLP_S0#	PM_SLP_S0_N	3.30	5%	0.00	S0			0.00	
20	CPU_C10_GATE#	CPU_C10_GATE_N	3.30	5%	0.00	C10			0.00	<a href="#">8</a>
21	VCCDSW_3P3	+VCCPDSW_3P3	3.30	5%	0.00	VCCDSW_3P3	8		0.00	
22	V5.0A	+V5A	5.00	5%	0.00	V5A			0.00	
23	VCCPRIM_3P3	+VCCPRIM_3P3	3.30	5%	0.00	VCCPRIM_3P3			0.00	<a href="#">9</a>
24	VCCPRIM_1P8	+VCCPRIM_1P8	1.80	5%	0.00	VCCPRIM_1P8	9		0.00	
25	VCC1.05_OUT_PCH	+VCC1P05_OUT_PCH	1.05	5%	0.00	VCC1P05_OUT_PCH			0.00	
26	VCCIN_AUX	+VCCIN_AUX	1.80	-5% / +10%	0.00	VCCIN_AUX			0.00	<a href="#">10</a>
27	VNN_BYPASS	+VCC_VNNEXT_1P05V	1.05	5%	0.00	VNN_BYP	10		0.00	
28	V1.05A_BYPASS	+VCC_V1P05EXT_1P05V	1.05	5%	0.00	V1.05A_BYP			0.00	
29	PWRBTN#	PM_PWRBTN_N	3.30	5%	0.00	PWRBTN#			0.00	<a href="#">11</a>
30	VCCRTC	+VCCPRTC_3P3	2.00 - 3.30	+5%	0.00	VCCRTC	11		0.00	
31	RTCST#	RTC_RST_N	3.00 - 3.30	N/A	0.00	RTCST#			0.00	
32	SRTCST#	SRTC_RST_N	3.00 - 3.30	N/A	0.00	SRTCST#			0.00	