

OR PAGE IIILES

MODULE REV DETAILS			
MODULE	REV	DATE	

TABLE OF CONTENTS

SHEET NO.	SHEET NAME
16	TGL-U CPU PDBOM 1 OF 2
17	TGL-U CPU PDBOM 2 OF 2
18	TGL-U PCH PD BOM 1 OF 2
19	TGL-U PCH PD BOM 2 OF 2
20	TGL-U MCP (16, 17, 18 OF 21) - GND
21	TGL-U MCP (19 OF 21) - FIVR DEBUG
22	TGL-U MCP (20 OF 21) - CPU DEBUG
23	CLOCK - RTC & CRYSTAL
24	CPU SIDE BAND SIGNALS
25	PCH GLITCH ISSUE MITIGATION
26	PCH STRAPS - 3
27	PCH STRAPS - 4
28	PCH STRAPS - 5
29	PCH STRAPS - 6
30	DDR4-SODIMM-A(1 OF
31	DDR4-SODIMM-A(2 OF
32	DDR4-SODIMM-B(1 OF
33	DDR4-SODIMM-B(2 OF
34	2) DDR4-SODIMM-A-PDBOM
35	DDR4-SODIMM-B-PDBOM
36	DDR4-SODIMM-VREF
37	POWER BUTTON
38	SYSTEM FLASH
39	M.2 Socket 3 Key-M Connector -
40	SSD SD CARD
41	AUDIO CODEC
42	SPEAKER MIC
43	AUDIO
44	AMPLIFIER FPS AND TOUCH CONN
45	EC
46	KEYBOARD CONN & LEDS
47	TBT P1 (THUNDERBOLT)
48	TBT P1 RETIMER (1 OF 2)
49	TBT P1 RETIMER (2 OF 2)
50	TBT P0 (THUNDERBOLT)
51	TBT P0 RETIMER (1 OF 2)
52	TBT_P0 RETIMER (1 OF 2)
53	PD CONTROLLER - 1 (1 OF 2)
54	PD CONTROLLER 1 (2 OF 2)
55	TYPE-A_1_RETIMER
56	TYPE-A 2 RETIMER
57	M.2 SOCKET 1 WLAN/BT MODULE KEY-E CONNECTOR
58	POWER CONVERSION-VCCIN AUX RAIL
59	CPU RAILS - IMVP9 CONTROLLER
60	POWER CONVERSION - VCCIN
61	BATTERY CHARGER
62	POWER CONVERSION 3.3V AND 5V
63	POWER CONVERSION-VDDQ, VDD2, VPP
64	POWER RAIL - VCCSTG AND 1.8V
65	POWER RAIL-1.05, VCCST AND 1.8A
	-
66 & 67	USER INTERFACE - CAM/MIC/EDP DISPLAY
68	Power Meter - Validation Purpose only

IMPORTANT NOTE

SHEET NO.	SHEET NAME
68	POWER METER CIRCUITS ARE ONLY FOR VALIDATION PURPOSE, FOR MASS PRODUCTION ALL THESE CIRCUIT CAN BE DELETED OF MADE IT UNSTUFF
Note : 1	R153,R208, R6601, R1810, R1811, R18, R27, R61, R342, R6001 - All these SENSE resistor must be deleted for better performance and cost reduction
Note : 2	R659, R1340, R274, R4704 R8709, R8601 - All these Shunt resistor provisions are for Validation purpose (can be used for power measurement sense resistor)
Note: 3	In this design PS8811 RETIMER PART is used due to longer routing length, For routing length is lesser than 10inch design can replace the part with PS8761 (Get the latest update and design details from vendor)


BPAGE DRAWING

tgl_u_rdJ Fri Feb 28 13:40:48 2020 INTEL CONFIDENTIAL DOCUMENT_NUMBER

<DOCUMENT_NUMBER>

PAGE REV 2 1P0

8 7 6 5 4 3 CUSTOM TEXT BPAGE



CUSTOM TEXT BPAGE 2

BPAGE DRAWING

3

DOCUMENT NUMBER

<DOCUMENT_NUMBER>

1P0

INTEL


CONFIDENTIAL


CUSTOM TEXT BPAGE


TGL_UP3_IP_EXT/BGA




CUSTOM TEXT BPAGE










PCIE RCOMP P/N RDC SHOULD BE <0.1 OHM. AVOID ROUTING CLOSE TO ANY CLOCKS. REFERENCE PLANE IS GND RECOMMENDED PLACING AA VSS SHIELD OF AT LEAST 0.1MM WIDE BETWEEN THE RCOMP SIGNALS AND ANY ADJACENT I/O SIGNAL. MOTHERBOARD LENGTH MATCHING M1-M2**/-0.127MM

USB2_COMP ROUTE SIGNAL USING 50 OHM SINCLE ENDED IMPEDANCE AND 12.7MM MAX TRACE LENSTH (SHOULD NOT BE LONGER THAN 11.43MM).
AVIOR ROUTING REXT TO CLOCK PINS OR UNDER STITCHING CAPACITORS. RECOMMENDED MINIMUM SPACING TO OTHER SIGNALS TRACES IS 0.381MM.

BPAGE DRAWING 3

DOCUMENT_NUMBER INTEL 1P0 <DOCUMENT_NUMBER> 10 CONFIDENTIAL CUSTOM TEXT BPAGE 2



DOCUMENT_NUMBER

<DOCUMENT_NUMBER>


1P0


11


INTEL


CONFIDENTIAL


tgl_u_rd.GND Fri Feb 28 13:40:50 2020


















































[PAGE_TITLE=MEMORY - DDR4/SODIMM CHANNEL -A (1 OF 2)]

6

BPAGE DRAWING

DOCUMENT_NUMBER

<DOCUMENT_NUMBER>

INTEL


CONFIDENTIAL


2
CUSTOM TEXT BPAGE


PAGE


30


1P0





































8


6

CONFIDENTIAL

3







BPAGE DRAWING

DOCUMENT_NUMBER

<DOCUMENT_NUMBER>

INTEL

CONFIDENTIAL CUSTOM TEXT BPAGE 2

PAGE

1P0

1 2 4.5A DIODE

CR8108 1 2 4.5A DIODE

TCP0_RT_TX1_R_DN

CR8109

1 R8109 2 2.2 0201 1% RES

RES

TCP0_RT_TX1_DN

C8107 1 2 0.22UF 0201 25V 10% X5R

C8108 1 2 0.22UF 0201

25V X5R 10%

TCP0_RT_TX1_R_C_DP

TCP0_RT_TX1_R_C_DN

1 R8117 220K 0201 1% RES

1 R8118 220K 0201 1% RES

