

Test Generation for Flow-Based Microfluidic Biochips with General Architectures

Chunfeng Liu, Bing Li, Bhargab B. Bhattacharya, *Fellow, IEEE*, Krishnendu Chakrabarty, *Fellow, IEEE*, Tsung-Yi Ho, *Senior Member, IEEE*, and Ulf Schlichtmann, *Senior Member, IEEE*

Abstract—Flow-based microfluidic biochips have become a promising platform for complex biochemical assays. As the integration of such chips is increasing, a flexible general reconfigurable platform, Fully Programmable Valve Array (FPVA), has emerged. Such a 2D array comprises regularly arranged valves using which flow-networks with different geometry, size, and connectivity can be constructed dynamically. However, test generation for such arrays becomes challenging due to the large number of potential flow-networks and transportation paths that can be configured on-chip. In this paper, we propose a strategy to generate efficient test patterns for FPVAs based on the concepts of test paths and cuts. These patterns together can cover multiple faults in both flow and control layers. We also introduce the concept of test trees and multiple cuts for a test pattern to deal with faults in FPVAs with multiple ports. Moreover, the proposed method can be applied to generate test patterns for traditional flow-based biochips with predefined architectures. Simulation results demonstrate that defects in FPVAs can be detected reliably by a limited number of test patterns generated by the proposed method. For traditional biochips with predefined architectures, these patterns also exhibit an improved test efficiency.

I. INTRODUCTION

Microfluidic biochips have revolutionized the traditional slow and error-prone biochemical experiment flow by manipulating fluids at nanoliter level. With this miniaturization, bioassays can be scaled down and executed by moving tiny fluid samples between exact locations. Operations for manipulating fluid samples, e.g., split, move, mix, and detect, are available in these chips to implement complex bioassays. The execution of bioassays is coordinated by microcontrollers, so that a high efficiency and precision can be achieved [2]–[4]. On biochips, genomic bioassay protocols, such as nucleic-acid isolation, DNA purification, and DNA sequencing, have been demonstrated successfully. In addition, these technologies have attracted a lot of commercial attention, such as from Illumina [5] and Agilent [6].

A preliminary version of this paper was published as [1] in the Proceedings of the Design, Automation and Test in Europe (DATE) conference, 2017. The improvements include an acceleration technique with loop relaxation, test of leakage in the control layer and test of chips with multiple pressure sensors.

Chunfeng Liu, Bing Li and Ulf Schlichtmann are with the Chair of Electronic Design Automation, Technical University of Munich (TUM), Munich 80333, Germany (e-mail: chunfeng.liu@tum.de; b.li@tum.de; ulf.schlichtmann@tum.de).

Bhargab B. Bhattacharya is with the Department of Computer Science & Engineering, Indian Institute of Technology Kharagpur, India (e-mail: bhargab@cse.iitkgp.ac.in).

Krishnendu Chakrabarty is with the Department of Electrical and Computer Engineering and the Department of Computer Science, Duke University, Durham, NC, USA (e-mail: krish@ee.duke.edu).

Tsung-Yi Ho is with the Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan (e-mail: tyho@cs.nthu.edu.tw).

In flow-based microfluidic biochips, microvalves are used to control the movement of fluids. The structure of a microvalve is shown in Fig. 1(a). In this structure, a flow channel is constructed on a substrate for the transportation of fluids. Above the flow channel, a control channel is constructed and connected to an air pressure. Since both channels are built from elastic materials, air pressure applied in the control channel squeezes the flow channel tightly, so that the movement of the fluid segment is blocked. If the pressure in the control channel is released, the fluid segment can resume its movement to the target device. Consequently, a valve is formed at the intersection of the two channels to control fluid movement.

Valves can also be used to build complex devices. For example, the structure of a mixer is shown in Fig. 1(b). If the three valves at the top of the mixer are actuated alternately by applying and releasing air pressure in their control channels in a given pattern similar to peristalsis, a circular flow around the device can be formed to mix different fluids. Furthermore, storage units can be constructed from normal flow channels with multiplexer-like controlling valves at each port. These units can be used to store intermediate results of operations temporarily. Fig. 1(c) shows a schematic of a mixer connected to a storage unit comprising eight cells [7].

In view of the advantages of flow-based biochips, design automation methods for them has gained much attention recently. For architectural synthesis, the method in [8] proposes a top-down flow to generate efficient biochip architectures, while the methods in [9], [10] explore the concept of distributed channel storage to improve execution efficiency. The flow channel routing problem considering obstacles is solved using an algorithm based on rectilinear Steiner minimum tree in [11]. To avoid contamination in executing operations, path searching is used in [12] to generate washing solutions for devices and channel segments. Control logic synthesis is investigated in [13]–[15] to reduce the complexity of control layer for switching valves. In addition, pressure-propagation delay in the control layer is minimized in [16] to reduce the response time of valves and synchronize their actuations. Furthermore, flow layer and control layer codesign is investigated in [17] to achieve valid routing results on both layers, and length-matching in routing control channels is investigated in [18]. Moreover, fault models of manufacturing defects and an ATPG-based test strategy for flow-based biochips are proposed in [19], [20]. Fault localization and design-for-testability for flow-based biochips have been addressed in [21], [22].

The chip structure demonstrated in Fig. 1(c) is designed by researchers manually using preliminary tools such as Au-




Fig. 1. Components and structure of flow-based biochips. (a) Microvalve structure. (b) Mixer. (c) Biochip with eight storage cells [7].




Fig. 2. Fully programmable valve array (FPVA) [23]. (a) Architecture. (b) Valve and cell. (c) Flow path construction.

toCAD to draw the channels at different layers. With the advances of manufacturing technologies, many thousands of valves can already be integrated into a single chip. It is thus challenging to design a whole biochip with the irregular structure shown in Fig. 1(c). Consequently, fully programmable valve arrays (FPVAs) have emerged with a regular structure to make the large number of valves and channels available to bioassays [2], [23]. Fig. 2(a) shows a part of the large FPVA demonstrated in [23]. A drawing of partial enlargement of four valves controlling the four directions of the fluid segment in an enclosed fluid cell is shown in Fig. 2(b). In this architecture, valves (solid blocks) are arranged regularly along horizontal and vertical flow channels (light color). These valves are controlled by air pressure through the control channels (narrow channels). By opening two valves and closing the other two, the fluid segment inside a cell can be moved to the intended direction. Consequently, flexible flow paths can be formed by opening and closing a set of valves, as shown in Fig. 2(c).

Besides flow paths, devices such as mixers can also be constructed on an FPVA, taking advantage of its flexibility and reconfigurability. For example, a 4×2 mixer and a 2×4 mixer can be constructed as shown in Fig. 3(a) and Fig. 3(b), respectively. In such a dynamic mixer, the eight valves along the enclosed channel function as peristalsis valves, which switch in a given pattern to drive the fluid segment inside




Fig. 3. FPVA with dynamic devices. (a) A 4×2 dynamic mixer. (b) A 2×4 dynamic mixer. (c) Dynamic mixers of different orientations sharing the same area. (d) FPVA with a long channel and always-closed valves (obstacles). The x-axis and y-axis show the coordinates of the valves and cells.

the channel. Compared with the traditional mixer shown in Fig. 1(b), these dynamic mixers have different shapes and more peristalsis valves, eight in each case, to form a circular flow for mixing. Furthermore, the two mixers in Fig. 3(a) and 3(b) can share the same chip area as shown in Fig. 3(c) if the two mixers are not used at the same time, providing more flexibility to schedule operations on such a chip. The videos shown in [24], [25] demonstrate real cases of dynamic device mapping and fluid transportation on an FPVA.

FPVAs have a significant advantage for large-scale integration due to their regular structure. The ability of dynamic reconfigurability gives them the convenience to execute nearly any bioassays, provided specific devices such as filters and heaters are also built in the chips. To facilitate the application of FPVAs, the method in [26], [27] explores dynamic mapping of operations to reduce the maximum number of switching activities of valves, so that valve wearing can be balanced across all the valves in a chip. In [28], flow routing considering pressure-routes in establishing transportation paths on an FPVA is investigated to achieve a better assay completion time. In addition, a close-to-optimal physical design solution can also be achieved by adapting the formulation based on satisfiability in [29].

In the manufacturing process of FPVAs, defects may appear at valves and in flow and control channels. Therefore, an efficient design automation method is also required to generate test patterns for identifying chips with defects. To reduce test cost, the number of these test patterns should be as small as possible. In this paper, we address this test generation problem for FPVAs with the following contributions:

- The first systematic formulation of test strategy with test paths and cuts is proposed to enable efficient test of FPVAs after manufacturing.

- The generation of test patterns considers fault masking to cover multiple faults in the flow layer and the control layer.
- Leakage in control channels is covered by additional test paths that are orthogonal to the test paths for stuck-at-0 faults.
- Multiple ports of FPVAs are taken advantage of to improve test efficiency.
- The proposed test framework is completely compatible with existing test framework for traditional flow-based biochips, so that no additional cost of the test platform is incurred.
- When adapted to test traditional biochips, the number of test patterns is significantly smaller than that from previously methods based on ATPG, leading to a higher test efficiency.

The rest of this paper is organized as follows. In Section II we review the state of the art of testing traditional flow-based biochips and formulate the test problem for FPVAs. In Section III we present the general test strategy for FPVAs. In Section IV, the models and their implementation for generating test paths and cuts are explained in detail. In Section V, test models are extended to cover biochips with multiple ports and to adapt the proposed method to test traditional flow-based biochips. Simulation results are shown in Section VI and conclusions are drawn in Section VII.

II. FAULT MODEL AND PROBLEM FORMULATION

During manufacturing of flow-based biochips, various defects may occur. For example, the flow channel under a valve may be broken and does not allow any fluid to pass, leading to a fault equivalent to the case that the valve cannot be opened. In addition, leakage may appear between neighboring flow channels, so that fluids in them may be directed to incorrect devices or mixed unexpectedly. Furthermore, if the control channel to a valve becomes broken, air pressure may not reach the valve. Consequently, this valve cannot be closed and thus causes a constant leakage. Furthermore, a leakage may also appear between two control channels, so that the valves they drive are always opened and closed together. These cases of manufacturing defects are illustrated in Fig. 4 from [19].

According to how the defects affect the behavior of a valve or a channel, typical faults can be defined as follows:

- *Broken flow channel*: Fluid cannot pass through a channel. This is equivalent to the fault that the valve at the entrance of the channel cannot be opened.
- *Leaking flow channel*: Fluid in a channel leaks to its neighboring channel. In FPVAs, this fault is similar to the case that a valve separating two cells cannot be closed.
- *Broken control channel*: Valve cannot be closed.
- *Leaking control channel*: Two valves open or close simultaneously due to the shared air pressure in the control channels.

Since the faults that valves are stuck at the always-closed or always-open states are similar to the stuck-at-0 faults and stuck-at-1 faults in digital circuits, these faults are henceforth called *stuck-at-0 faults* and *stuck-at-1 faults* for convenience.




Fig. 4. Defects in flow-based biochips [19]. (a) Broken flow channel. (b) Leaking flow channel. (c) Broken control channel. (d) Leaking control channel.

With these fault models, test of traditional flow-based biochips has been examined in [19]. The concept of this method can be explained using the example illustrated in Fig. 5(a) from [19]. In this test concept, a pressure source is connected to the input port of the chip to create air pressure along the channels in the flow layer. Pressure sensors are attached to the output ports of the chip to detect air pressure. By switching the valves open or closed according to test patterns, the air pressure read by the pressure sensors at the output ports can be used to determine whether there is a fault in the chip. In this test process, an air pressure is applied to the flow channels to detect faults, so that the chip is not contaminated after test. This air pressure for the purpose of test is completely unrelated to the pressure applied in the control channels to switch valves when the chip executes bioassays.

In Fig. 5(a), an air pressure can only be detected at an output port if there is a path from the pressure source to the output port. For example, if only the valves a, g, h, i, k are open, a pressure can be detected at o_2 . However, during this test if a valve on this path cannot be opened due to defects, no pressure can be detected at o_2 , indicating the existence of a stuck-at-0 fault. On the other hand, if a valve on this path is also closed intentionally during the test, all paths from the source to the output ports should be blocked, so that no air pressure should be detected at any output port. If, on the contrary, the test results show that a pressure can still be observed by a sensor, a stuck-at-1 fault should exist in the chip to allow a path from the source to an output port to be formed. In this test process, the states of the valves during a pressure actuation-measurement cycle is called a *test pattern*. It is the task of test generation to generate as few test patterns as possible to detect the faults in a chip efficiently.

To generate test patterns, the method in [19] converts the biochip under test into a circuit as shown in Fig. 5(b), where the inputs of the circuit represent valves and the outputs of the circuit represent the output ports of the chip. In this circuit representation, valves along the same channel segment




Fig. 5. Test of traditional flow-based biochips [19]. (a) Schematic of the chip under test. (b) Circuit representation of the test model for test pattern generation.

are inputs of AND gates, e.g., b, c, d, e, f and g, h . If two channels converge at a point, an OR gate is created in the circuit representation, since a pressure through any of these channels can reach the converging point. Consequently, the circuit represents the relation between valves and the paths from the source to the output ports in the chip. To generate test patterns for the biochip, it is equivalent to generate test patterns for the circuit representation, which can be achieved by a standard ATPG tool as shown in [19].

The ATPG-based method has the advantage that the biochip under test needs only to be converted into a circuit representation. The real test generation is performed using test generation methods for integrated circuits. However, it is challenging to apply this method directly to test FPVAs shown in Fig. 2(a). In converting a biochip into a circuit representation, the structure of the chip should be known. On an FPVA, the shapes and locations of devices and transportation channels are dynamically determined according to the operations to be executed. If the ATPG-based method is still applied, it then needs to cover a huge number of dynamic chip architectures, which is a challenging task in view of the flexibility of FPVAs.

In this paper, we propose a new test framework for detecting faults in an FPVA with only a small set of test patterns. This problem can be formulated as follows:

- Input: An FPVA architecture; the locations of long channels (no valve built, conceptually always open) and obstacles (conceptually always closed); the locations of the air pressure source and the pressure sensors.
- Output: A set of test patterns, each of which defines the open/closed states of all valves when test pressure is applied at the source and checked at the output ports by the pressure sensors.
- Objective: The number of test patterns should be as small as possible to reduce test cost; faults should be detected reliably by covering all valves.

III. FLOW PATHS AND CUTS FOR FPVA TEST

In the test process, the open/closed states of valves in an FPVA are set according to test patterns, and the pressure values at the output ports are measured by pressure sensors. Faults can thus be detected by comparing the readout with expected values.




Fig. 6. Flow paths and cuts. Valves at the external boundary of the chip are always closed. (a) Test paths and stuck-at-0 fault masking. (b) Cut. (c) Test path with two-fault masking. (d) Cut with two-fault masking and variables to prevent fault masking.

To identify whether faults exist in a chip, a test pattern should ensure that faults are observable by the pressure sensors at the output ports. For example, faults caused by valves that cannot be opened, stuck-at-0 faults, can be detected by creating paths from the pressure source to the pressure sensors. If, however, no pressure sensors can read a valid pressure value at the outputs, some valves on the path should have defects, and cannot be opened by the test pattern to allow the test pressure to pass. Similarly, if a test pattern cuts off all the paths from the pressure source to the pressure sensors but the sensors still detect pressure valves, stuck-at-1 faults allowing pressure leakage at valves must exist in the chip. Fig. 6(a) and 6(b) illustrate the concepts of test patterns to test stuck-at-0 and stuck-at-1 faults.

When test patterns are applied, some faults might mask each other. For example, two test paths are created in the FPVA illustrated in Fig. 6(a) simultaneously. If a valve on one of the paths is defected, the air pressure can still reach the pressure sensor through the other path. Therefore, this stuck-at-0 fault cannot be observed at the output port. To avoid this path interference problem, only simple paths without loops should be constructed. These paths are called *test paths* henceforth. Similar to test paths, test cuts can be constructed to detect stuck-at-1 faults. A *test cut* is formed by a set of valves that separate the pressure source and the pressure sensors completely when they are closed, so that no test pressure can reach the sensors, as illustrated in Fig. 6(b).

Based on the analysis above, the test patterns that need to be constructed for testing an FPVA can be defined as follows:

- *Test-path patterns*: A set of paths between the pressure source and the pressure sensors. These paths should cover




Fig. 7. Flow path model. (a) Constraint variables for valves and cells. (b) Path construction using constraints. (c) Disjoint loop. (d) Flow constraints along a disjoint loop.

each valve at least once. A test path should be a simple path without a loop, so that no parallel path segment that can mask stuck-at-0 faults is present. A test path is thus similar to a “self-avoiding walk” on a lattice, which is well studied elsewhere in the context of grid graphs [30]. In the test process, test paths are applied one after another, in each of which only the valves on the path are opened and all the other valves are closed. If no test pressure is detected, stuck-at-0 fault should exist.

- **Test-cut patterns:** A set of cuts, each of which is formed from a series of valves separating the pressure source and the pressure sensors completely when they are closed. The generated cuts should cover each valve at least once to test whether it can be closed. When a cut is applied but air pressure is still detected by a sensor, at least a valve in the cut should have stuck-at-1 fault.

The path and cut test patterns can detect any single fault in the chip. If multiple faults exist, fault masking might still happen. Assume that there are two faulty valves, one of which cannot be opened (valve 1, stuck-at-0) and the other cannot be closed (valve 2, stuck-at-1). Also assume that the test path used to test valve 1 is constructed as shown in Fig. 6(c), and the cut used to test valve 2 is constructed as shown in Fig. 6(d). In Fig. 6(c), the test pressure can still bypass the broken valve 1 and reach the pressure sensor through valve 2. In other words, the pressure leakage through valve 2 masks the stuck-at-0 fault at valve 1. In Fig. 6(d), the pressure leakage through valve 2 is blocked by valve 1, so that no test pressure can reach the sensor, leading to mutual masking of faulty valves. Consequently, none of these faulty valves can be detected by the test patterns. To solve this problem, such mutual masking cases should be excluded from the generated test patterns.

IV. GENERATING TEST-PATH AND TEST-CUT PATTERNS

The objective of generating path and cut test patterns is to minimize the number of test patterns to reduce test cost. The path patterns together should cover all valves to detect stuck-at-0 faults, and so are the cut patterns to detect stuck-at-1 faults. Furthermore, leakage in control layers causes two valves to switch simultaneously, so that such faults should also be covered by the test patterns. The test patterns described in this section assume that there is a single pressure source and a single pressure sensor for fault test. Test patterns with multiple sensors will be discussed in Section V.

A. Constructing path test patterns

In an FPVA, a test path can pass through a valve from any of the two directions. The test paths together should cover each valve in the chip at least once. In the proposed method, we describe this path generation using an Integer Linear Programming (ILP) model. The scalability of this model is further improved using a heuristic loop removal technique.

1) **Path pattern formulation:** In an FPVA, a fluid cell is defined as the channel area surrounded by four valves. A test path can enter such a cell and leave it from any of the four valves surrounding the cell. Consequently, there are 12 possible directions for a path passing through a cell, as illustrated by the dashed lines in Fig. 7(a).

In describing the path model, a valve and a fluid cell in an FPVA are denoted as V_i , and $C_{i,j}$, respectively, where (i,j) is the coordinate as shown in Fig. 3(d). Assume all valves can be covered by no more than n_p test paths, where n_p is a given constant. For the cell at the location (i,j) , we assign a 0-1 variable $c_{i,j}^m$ to represent whether the m th path travels through the cell. If the m th path travels through the cell, $c_{i,j}^m = 1$; otherwise $c_{i,j}^m = 0$. For the valves at the left, right, upper and lower sides of the cell, we assign 0-1 variables $v_{i,j-1}^m$, $v_{i,j+1}^m$, $v_{i+1,j}^m$ and, $v_{i-1,j}^m$, respectively. If the m th path travels through a valve, the corresponding variable is set to 1; otherwise, it is set to 0.

If the m th path travels through the cell $C_{i,j}$ at the location (i,j) , this path should travel through exactly two valves that surround the cell. Consequently, the relation between the cell and the valves surrounding it can be established as

$$v_{i,j-1}^m + v_{i,j+1}^m + v_{i+1,j}^m + v_{i-1,j}^m = 2c_{i,j}^m, \quad (1)$$

$$\forall C_{i,j} \in \mathbf{C}, m=1, 2, \dots, n_p$$

where \mathbf{C} is the set of all the cells in the FPVA. (i,j) is the coordinate of the cell $C_{i,j}$. n_p is the maximum number of the test paths.

To initiate a test path, we set the variable $v_{i,j}^m$ of the valve and the variable $c_{i,j}^m$ of the cell that are connected to the pressure source always to 1. Similarly, the variables for the valve and the cell connected to the pressure sensor are initialized. The constraint (1) forces two valves neighboring a cell to appear on a test path, and if a valve appears on a path, two cells neighboring it must also appear on the path. This chaining effect of the variables propagates further until the pressure sensor is reached, thus defining a whole test path

from the pressure source to the sensor. Fig. 7(b) shows a partial example of this chaining propagation defined by (1).

To guarantee that a valve is covered at least once by the test paths, one of the constraint variables $v_{i,j}^m$ for the valve $V_{i,j}$ out of the n_p paths must be 1, leading to

$$\sum_{m=1}^{n_p} v_{i,j}^m \geq 1, \quad \forall V_{i,j} \in \mathbf{V} \quad (2)$$

where \mathbf{V} is the set of all the valves in the FPVA and (i,j) is the coordinate of the valve $V_{i,j}$.

2) Excluding disjoint loops from test paths: With the constraints (1) and (2), disjoint loops may appear on a test path. For example, these constraints do not prevent the disjoint loop at the lower right side of the FPVA in Fig. 7(c) from happening. All the valves and cells on this loop meet the constraints (1) and (2), but this loop leads to a false valve coverage in test, because test pressure from the source cannot reach any valve on this loop to verify whether it can be opened.

The disjoint loop can be removed by forcing a flow from the pressure source to any segment of the path. Assume that the pressure source needs to provide one unit of pressure volume to fill a fluid cell, the total pressure volume stored on a path should be equal to the number of fluid cells on the path. If the path is not a single path but contains a disjoint loop, the number of fluid cells on the path should be larger than the pressure volumes from the source, since no pressure volume can reach the cells on the loop.

When applying a test path onto an FPVA, the pressure source provides pressure volumes that flow through the path. To represent the pressure volume passing through a valve at the location (i,j) , we define an integer variable $f_{i,j}^m$. This variable is positive when viewed from a cell which the pressure flow enters; it is negative when viewed from a cell which the pressure flow leaves. In addition, the pressure propagation can pass through a valve only if the valve is on the test path, under the condition $v_{i,j}^m = 1$. Otherwise, $f_{i,j}^m$ must be set to 0. This condition constrains $f_{i,j}^m$ as

$$f_{i,j}^m \leq v_{i,j}^m \cdot \mathcal{M} \quad \text{and} \quad f_{i,j}^m \geq -v_{i,j}^m \cdot \mathcal{M} \quad (3)$$

where \mathcal{M} is a large positive constant [31].

Since a fluid cell is surrounded by four valves in general, the pressure volume stored in a cell at the location (i,j) when the m th test path is applied is equal to the sum of the volumes flowing through the four surrounding valves. This relation can be written as

$$f_{i,j-1}^m + f_{i,j+1}^m + f_{i+1,j}^m + f_{i-1,j}^m = c_{i,j}^m \quad (4)$$

where the valves on the left of, on the right of, above and below the cell $C_{i,j}$ at the location (i,j) are indexed by $(i,j-1)$, $(i,j+1)$, $(i+1,j)$ and $(i-1,j)$, respectively.

Constraint (4) is capable of preventing disjoint loops from appearing effectively. Assume there is a disjoint loop on the m th path and the cells on the disjoint loop are $V_{i_1,j_1}, V_{i_2,j_2}, \dots, V_{i_l,j_l}$, where the valves V_{i_1,j_1} and V_{i_l,j_l} are neighbors to form a loop. For each cell on the loop, a constraint in the form of (4) is created. Adding the left and right sides of these constraints together, we have

$$\sum_{(i,j) \in I_l} (f_{i,j-1}^m + f_{i,j+1}^m + f_{i+1,j}^m + f_{i-1,j}^m) = \sum_{(i,j) \in I_l} c_{i,j}^m \quad (5)$$

where I_l is the index set $\{(i_1,j_1), (i_2,j_2), \dots, (i_l,j_l)\}$ for the cells on the loop. On a disjoint loop, the sum on the left side of (5) is always equal to 0, because no pressure flow enters the loop. This contradicts the fact that $\sum_{(i,j) \in I_l} c_{i,j}^m$ is always larger than 0 if the cells are on the test path. Therefore, constraint (4) for each cell guarantees that all test paths are simple paths without disjoint loops to avoid false coverage during test. The concept of this model is illustrated in Fig. 7(d).

3) Finding the minimum set of test paths: The path constraints defined above assume that the number n_p of test paths to cover all valves are known. In our formulation, we first set n_p to a constant and then find a set of paths whose number is no larger than n_p to cover all valves. For each path, we assign a 0-1 variable p_m , $1 \leq p_m \leq n_p$ to indicate whether this path is used. Because any valve on the p_m th path marks the path to be used, p_m can be constrained as

$$p_m \cdot \mathcal{M} \geq \sum_{(i,j) \in I} v_{i,j}^m \quad (6)$$

where I is the index set of all valves. \mathcal{M} is a positive constant larger than the number of valves in the array. If a valve is on the m th path, the right side of (6) is larger than 0, so that p_m must be 1 to meet the constraint.

With the constraints above, the ILP problem to find a minimum set of test paths that cover all valves can be formulated as follows

$$\text{minimize} \quad \sum_{m=1}^{n_p} p_m \quad (7)$$

$$\text{subject to} \quad (1)-(4) \text{ and } (6). \quad (8)$$

Since the number of paths n_p is specified as a constant in the formulation, it is possible that the ILP problem above has no solution, meaning that not all the valves can be covered by n_p test paths. If this happens, we increase n_p and solve the optimization problem again.

4) Relaxing constraints for excluding disjoint loops and heuristic path reconstruction: To exclude disjoint loops from test paths, constraint (4) is created for each cell and included in the optimization problem (7)–(8). These strict constraints, however, lead to huge computation overhead. To address this issue, we introduce a technique to relax these strict constraints to accelerate the computing process.

The basic idea of this technique is similar to Lagrangian relaxation, in which a part of the constraints are moved into the objective and violations of these constraints are punished by weights. The solution of a relaxed problem approximates the solution of the original problem, though violations of the original constraints may not be avoided completely. In the proposed framework, we deal with these constraint violations by amending the solution heuristically.

In the disjoint loop constraint (4), the sum of the pressure volume going through the loop must be equal to the number of the cells. To relax this constraint, we allow this sum to be smaller than the number of cells, as

$$f_{i,j-1}^m + f_{i,j+1}^m + f_{i+1,j}^m + f_{i-1,j}^m \leq c_{i,j}^m. \quad (9)$$

To prevent disjoint loops from happening, we minimize the difference between the left side and the right side of (9). This




Fig. 8. Eliminating a disjoint loop. (a) A test path containing a disjoint loop. (b) Altered test path partially covering valves on the loop. (c) An additional test path created to cover the rest valves on the loop.

Fig. 9. Constraint variables for cut-set modeling.

difference is written as

$$c_{i,j} - (f_{i,j-1}^m + f_{i,j+1}^m + f_{i+1,j}^m + f_{i-1,j}^m) = l_{i,j}^m. \quad (10)$$

Accordingly, the path generation problem (7)–(8) can be relaxed as

$$\text{minimize } \alpha \cdot \sum_{m=1}^{n_p} p_m + \beta \cdot \sum_{m=1}^{n_p} \sum_{c_{i,j} \in C} l_{i,j}^m \quad (11)$$

$$\text{subject to } (1)-(3), (6), (9)-(10) \quad (12)$$

where α is set to 10 times of β to give priority to the lower number of test patterns.

Since the ILP model (11)–(12) only minimizes the occurrence of disjoint loops, such loops may still appear in the result returned by the solver. An example of this case is shown in Fig. 8(a). To cover the cells on the disjoint loop, we split these cells into two parts. The first part is merged with the original simple path to construct a path from the pressure source to the pressure sensor, as shown in Fig. 8(b), where two valves are left uncovered. These valves are merged into a new path modified from the original simple path to increase fault coverage, as shown in Fig. 8(c). In implementing this post-processing step, we break all the disjoined loops resulted by solving (11)–(12) and merge them into existing simple paths together to reduce the number of newly created test paths.

B. Constructing cut test patterns

After generating the test paths, we also need to create cuts to test whether all valves can be closed. In this test, if all valves in a cut are closed correctly, there should be no test pressure going from the pressure source to the sensor. Because a cut separates the pressure source and the pressure sensor, the two ends of a cut must touch the boundary of the chip, as shown in Fig. 6(b). Observing this phenomenon, we search the valves along the boundary of the chip in two directions starting from the pressure source until the pressure sensor is reached from both directions. The resulting valves are added into two sets, and a cut must include a valve from each of these sets. Therefore, the problem to find cuts can be reformulated as follows:

Cut generation: Find a minimum number of simple paths without loops to form cuts that cover each valve in the chip at least once. Each cut must have a valve from each of the two valve sets identified by searching along the external boundary of the chip from the pressure source to the pressure sensor.

The problem above is a complementary problem of finding a set of test paths covering all valves described in Section IV-A. To solve this problem, we can still use the formulation (11)–(12) together with the constraint that a cut must contain a valve in each of the two sets found by searching along the chip boundary. In this complementary formulation, constraint variables are not assigned to cells but to the obstacle blocks between valves to form cuts. This variable assignment is illustrated in Fig. 9.

As discussed in Section III, we must prevent the scenario shown in Fig. 6(c) and (d) from happening. Otherwise, two faulty valves mask each other and thus cannot be detected. This scenario can be described as that a new cut can be formed by only one new valve with other valves from an existing cut. Assume there is a valve $V_{i,j}$ and the two obstacle blocks at the two ends of the valve are indexed by (i_1, j_1) and (i_2, j_2) . To prevent fault masking as illustrated in Fig. 6(c) from being formed, we add an additional constraint to the optimization problem as

$$c_{i_1,j_1}^m + c_{i_2,j_2}^m - 1 \leq v_{i,j}^m. \quad (13)$$

This constraint informs the solver that if the two ends of a valve are in a cut, this valve must be included in the cut. Consequently, it is not possible anymore that another single valve forms a new cut with some valves in the current cut, so that the single-fault masking problem can be avoided.

C. Testing control layer leakage

If there is a leakage from a control channel to another control channel, an air pressure in this control channel to close a valve also closes the other valve simultaneously. Such faults usually happen at adjacent valves during manufacturing [19].

In the test paths described in Section IV-A, control layer leakage has actually been covered in part. For example, on the test path in Fig. 10, the valves that form the boundary of the path are closed while the valves along the path are opened. If the control pressure to a closed valve at the boundary of the path leaks into the control channel of an opened valve on the test path, the test path is then blocked. Consequently, no test pressure can be detected by the sensor, indicating a fault in the chip.

Besides the valve pairs above, there are further valve pairs whose control channel leakage should be tested. For example, the valves along the path in Fig. 10 need to be checked, because these valves are opened together during the test, so




Fig. 10. Partial control leakage test with paths.




Fig. 11. Test path through a long channel twice. The missing valve causes bypassing of valves on the path.

that the case a valve is closed and another is opened is not covered. To deal with these untested valve pairs, we generate further paths going through only one of the valves in an untested valve pair along a path, while the other valve is kept closed. In other words, only one of the valves in such a pair appears on a new test path.

To generate new test paths to test control channel leakage, we first scan existing flow paths generated as described in Section IV-A to identify untested valve pairs. Assume that the valves at (i_1, j_1) and (i_2, j_2) need to be tested for control channel leakage. We force one of them to stay open and the other to be closed when new test paths are generated. As defined in Section IV-A, the 0-1 variable $v_{i,j}^m$ represents whether a valve is on the m th path. Therefore, the additional constraint can be written as

$$v_{i_1, j_1}^m + v_{i_2, j_2}^m = 1 \quad (14)$$

which can be included in the optimization problem (11)–(12) to cover control leakage.

D. Dealing with long channels and obstacles

An FPVA may contain long channels and obstacles to enable certain functionalities such as allowing special devices to be built into the chip. In long channels, some valves are missing. When constructing a test path, all the valves on the path are opened and the other valves are closed to form the boundary of the path. However, missing valves and obstacles may cause special problems in the test. For example, the flow path in Fig. 11 runs through a long channel twice. Since the missing valve in the long channel cannot be closed, the short path through the missing valve leaks the test pressure. Accordingly, the sensor can still detect a test pressure, even if some valves on the left side of the long channel cannot be opened due to manufacturing defects. Consequently, the test path become invalid, although it meets the constraints described previously.

To address the issues above, we introduce the concept *super cell*. Fig. 12(a) is the FPVA with a long channel. In Fig. 12(b), the FPVA is converted to a connection graph to show the relationship between cells and valves, where nodes represent the cells and edges represent the valves. Because the cells in the long channel are always connected together, we can collapse them into one super cell. All the valves surrounding the long channel then surround this new super cell. The new connection graph of is shown in Fig. 12(c). We can then




Fig. 12. Generating test paths on an FPVA with a long channel. (a) The original FPVA. (b) Converting the FPVA into a connection graph. (c) Cells in a long channel are collapsed into a super cell. Flow paths are constructed on the new connection graph. (d) A corresponding flow path on the original FPVA.

apply the ILP model (11)–(12) on the new connection graph to construct test paths. Because all the cells inside a long channel are treated as one cell, the corresponding paths do not run through the long channel more than once. Fig. 12(d) shows one of the actual test paths on the original FPVA.

The concept of collapsing nodes in the connection graph is also applied to generate cuts while considering obstacles efficiently. Instead of representing cells, the nodes in the connection graph then represent the small obstacle blocks between valves as shown in Fig. 9 to cut off all paths from the pressure source to the sensors.

V. TEST OF FPVAs WITH MULTIPLE SENSORS

In the previous sections, we have discussed the strategy to test FPVAs using a single pressure source and a single pressure sensor. In practice, an FPVA may have more than 2 ports which can be connected to pressure sources or pressure sensors. Taking advantage of these testing ports can improve the testing efficiency potentially. In the formulation discussed in the following, we assume that only one pressure source and multiple pressure sensors are used. If more than one pressure source exists, either the air pressure generated by these sources would affect each other, or the test problem is split into separate blocks, in each of which only one pressure source appears.

The scenario of testing an FPVA with one pressure source and two pressure sensors is shown in Fig. 13. In Fig. 13(a) a test pattern for testing stuck-at-0 faults is shown. Due to the available multiple pressure sensors, a branching point appears on this test pattern, leading to a *test tree* to test stuck-at-0 faults. During the test, all the valves on this test tree are opened and the valves on the boundary of this tree are closed. If no pressure is detected at one of the pressure sensors, a stuck-at-0




Fig. 13. Multiple-port test. (a) Test pattern for stuck-at-0 faults. (b) Test pattern for stuck-at-1 faults.

fault exists at a valve on this tree. Similarly, the test pattern used to detect stuck-at-1 faults is shown in Fig. 13(b), where all the valves on the walls are closed. If one of the sensors detects a pressure, at least a valve on the wall is broken, exhibiting a stuck-at-1 fault.

A. Multiple-port test of stuck-at-0 faults

Similar to building test paths for testing stuck-at-0 faults in an FPVA with a single pressure source and a single pressure sensor, test trees can be built to test stuck-at-0 faults in an FPVA with multiple ports to improve test efficiency. The root of a test tree is at the pressure source and the leaf nodes are at the pressure sensors. On such a test tree, if all the valves work properly, the opened valves allow the test pressure to be conducted from the pressure source to all the pressure sensors. If a valve cannot be opened, it then blocks the air pressure to at least one of the pressure sensors. To test all the valves in an FPVA for stuck-at-0 faults, multiple trees are needed to cover each valve in the chip at least once. Since the tree structure is more complex than the simple path in the test of a single-source single-sensor FPVA, the constraints described in Section IV-A need to be extended accordingly, described as follows.

In the formulation for constructing simple test paths in Section IV-A, the 0-1 variable $c_{i,j}^m$ represents whether the m th path travels through the cell at the location (i,j) . The 0-1 variables $v_{i,j-1}^m$, $v_{i,j+1}^m$, $v_{i+1,j}^m$ and, $v_{i-1,j}^m$ represent whether the m th path travels through the valves at the left, right, upper and lower sides of the cell at the location (i,j) , as illustrated in Fig. 7(a). Constraint (1), however, only allows a path to go through a cell without branching, since only two valves surrounding a cell can be covered under this constraint. At a branching point of a test tree, the number of these valves can actually exceed two, as shown in Fig. 13(a). Accordingly, constraint (1) should be modified as

$$v_{i,j-1}^m + v_{i,j+1}^m + v_{i+1,j}^m + v_{i-1,j}^m \geq 2 - (1 - c_{i,j}^m) \cdot M \quad (15)$$

$$v_{i,j-1}^m + v_{i,j+1}^m + v_{i+1,j}^m + v_{i-1,j}^m \leq c_{i,j}^m \cdot M \quad (16)$$

$$\forall C_{i,j} \in \mathbf{C}, m = 1, 2, \dots, n_p$$

where \mathbf{C} is the set of all the cells in the FPVA. (i,j) is the coordinate of the cell $C_{i,j}$. M is a large positive constant. (15) corresponds to the case that the cell at the location (i,j) is covered by the m th test tree and (16) the case this cell is not covered.




Fig. 14. Loop on test tree. A defected valve on the loop cannot be detected.

Similar to (1), the constraints (15)–(16) may cause disjoint loops to appear. To exclude these loops, the constraints described in Section IV-A2 should still be included for the test scenario with multiple pressure sensors. In addition, the constraints (15)–(16) allow more than 2 valves surrounding a cell to be covered by a test tree. This very relaxed formulation may cause further loops between the branches of the trees, as shown in Fig. 14. On this loop, a defected valve cannot be detected since the test pressure can always be propagated through the other part of the loop.

To exclude loops described above from a test tree, the relation between the numbers of the valves and the cells on the flow tree can be specified. Since the cells can be viewed as nodes in a graph and the valves the edges connecting them, the number of valves on a test tree is always one smaller than the number of cells. Therefore, we specify the following constraint to exclude the loops incurred by (15)–(16), as

$$\sum_{C_{i,j} \in \mathbf{C}} c_{i,j}^m - \sum_{V_{i,j} \in \mathbf{V}} v_{i,j}^m = 1, \quad m = 1, 2, \dots, n_p \quad (17)$$

where the sum operations result in the numbers of valves and cells on the m th test tree, respectively.

After extending the constraints for test trees, the coverage of all valves and the minimization of the number of test trees can be achieved by adapting (11)–(12).

B. Multiple-port test of stuck-at-1 faults

In Section IV-B, we have described a method to generate cuts in an FPVA to test whether all valves can be closed properly. A cut separates the pressure source and the pressure sensor so that no test pressure should be detected by the sensor. Otherwise, a stuck-at-1 fault must exist on a valve in the cut. When multiple pressure sensors are used, the method should be extended accordingly, though the basic test concept remains unchanged.

The scenario of testing stuck-at-1 faults with multiple sensors is illustrated in Fig. 15, where the cut is composed of multiple segments to separate the pressure source from all the pressure sensors. When any valve on the cut has a stuck-at-1 fault so that it cannot be closed, the leaked air pressure must be able to reach one of the pressure sensors to guarantee a fault detection. This is equivalent to the formulation that a valve on the cut should be reachable from the pressure source and from one the pressure sensors backwards simultaneously.

In an FPVA, a valve $V_{i,j}$ at the location (i,j) is adjacent to two cells. According to the orientation of the valve, the adjacent cells can be denoted as $C_{i,j-1}$ and $C_{i,j+1}$ or $C_{i-1,j}$




Fig. 15. Test stuck-at-1 faults with cut and multiple pressure sensors.

and $C_{i+1,j}$, respectively. For simplicity, we only use $C_{i,j-1}$ and $C_{i,j+1}$ to describe the reachability conditions to test valves on the cut. During test, if $V_{i,j}$ is on a cut, at least a path from the pressure source should reach one and only one of the cells $C_{i,j-1}$ and $C_{i,j+1}$ to guarantee the test pressure can reach one side of $V_{i,j}$. To guarantee a leaked pressure to be detected, there should be at least a path from one of the pressure sensors to reach the other cell neighboring $V_{i,j}$.

Assume that the 0-1 variables $s_{i,j-1}$ and $s_{i,j+1}$ represent whether there are paths from the pressure source to the cells $C_{i,j-1}$ and $C_{i,j+1}$, respectively, and that the 0-1 variables $t_{i,j-1}$ and $t_{i,j+1}$ represent whether there are paths from the pressure sensors to the cell $C_{i,j-1}$ and $C_{i,j+1}$, respectively. The constraints that $V_{i,j}$ is on a cut can be expressed as

$$s_{i,j-1} + t_{i,j-1} - (1 - v_{i,j}) \cdot \mathcal{M} \leq 1 \quad (18)$$

$$s_{i,j-1} + t_{i,j-1} + (1 - v_{i,j}) \cdot \mathcal{M} \geq 1 \quad (19)$$

$$s_{i,j+1} + t_{i,j+1} - (1 - v_{i,j}) \cdot \mathcal{M} \leq 1 \quad (20)$$

$$s_{i,j+1} + t_{i,j+1} + (1 - v_{i,j}) \cdot \mathcal{M} \geq 1 \quad (21)$$

$$s_{i,j-1} + s_{i,j+1} - (1 - v_{i,j}) \cdot \mathcal{M} \leq 1 \quad (22)$$

$$t_{i,j-1} + t_{i,j+1} - (1 - v_{i,j}) \cdot \mathcal{M} \leq 1 \quad (23)$$

where $v_{i,j}$ represents whether the valve $V_{i,j}$ is on the cut. The large constant \mathcal{M} ensures that these constraints are only valid when $v_{i,j}^m = 1$.

If $v_{i,j}^m = 1$, only one of the variables from $s_{i,j-1}$ and $t_{i,j-1}$ or from $s_{i,j+1}$ and $t_{i,j+1}$ can be one, so that the cells $C_{i,j-1}$ and $C_{i,j+1}$ can only be reached from either the pressure source or the pressure sensors, but not both. The constraints (22) and (23) exclude the case that the valve $V_{i,j}$ is completely located on a side of a cut.

The constraints above guarantee that all the valves meeting these constraints together form a cut separating the pressure source and the pressure sensors completely. If this would not be the case, air pressure can thus travel from the pressure source to the pressure sensors freely, so that it can reach the adjacent cells $C_{i,j-1}$ and $C_{i,j+1}$ simultaneously. Consequently, the left side of the equations (18) and (20) would be 2, thus contradicting the constraints.

To specify the reachability of the cells $C_{i,j-1}$ and $C_{i,j+1}$ from the pressure source or the pressure sensors, the concept of pressure flow described in Section IV-A2 can be applied. In the general case, a variable $f_{i,j}^s$ is used to denote the pressure flow originating from the pressure source and running through a valve or a cell at the location (i,j) . If the total flow running through all the valves surrounding a cell $C_{i,j}$ is larger than 1,




Fig. 16. A test tree and a cut on a traditional microfluidic biochip.

this cell is reachable from the pressure source, formulated as follows,

$$f_{i,j-1}^s + f_{i,j+1}^s + f_{i+1,j}^s + f_{i-1,j}^s \geq s_{i,j}, \quad \forall C_{i,j} \in \mathbf{C} \quad (24)$$

where \mathbf{C} is the set of all the cells in the FPVA.

Additionally, a cell $C_{i,j}$ has to be reachable if one of its neighboring cells is reachable and they are not separated by a valve on the cut, formulated as follows,

$$s_{i,j-2} - v_{i,j-1} \cdot \mathcal{M} \leq s_{i,j} \quad (25)$$

$$s_{i,j+2} - v_{i,j+1} \cdot \mathcal{M} \leq s_{i,j} \quad (26)$$

$$s_{i-2,j} - v_{i-1,j} \cdot \mathcal{M} \leq s_{i,j} \quad (27)$$

$$s_{i+2,j} - v_{i+1,j} \cdot \mathcal{M} \leq s_{i,j}. \quad (28)$$

Furthermore, to ensure no pressure is allowed to pass through a valve $V_{i,j}$ on a cut, we need to specify that $f_{i,j}^s = 0$ if the valve $V_{i,j}$ is on the cut, as

$$f_{i,j}^s - (1 - v_{i,j}) \cdot \mathcal{M} \leq 0 \quad (29)$$

$$f_{i,j}^s + (1 - v_{i,j}) \cdot \mathcal{M} \geq 0. \quad (30)$$

The constraints (24)–(30) describe the case for pressure propagation from the pressure source. Similar constraints should be added to describe the condition of pressure propagation from the pressure sensors. These constraints expand the formulation in Section IV-B to form cuts composed of multiple segments for stuck-at-1 fault test.

C. Applying multiple-port test onto traditional biochips

The work [19] proposes a method for testing traditional continuous-flow microfluidic biochips. This method converts a biochip architecture into a digital circuit representation. Afterwards, an ATPG tool is adopted to generate test patterns. To apply this method onto FPVAs is, however, very challenging, because of the complexity of converting the dynamic architectures of FPVAs into a circuit representation. On the contrary, our method based on test paths/trees and cuts solves this problem by exploring the relation between valves and cells in the chip directly, so that it can deal with any chip architectures efficiently. Accordingly, this method can also be adapted to generate test patterns for traditional flow-based biochips.

Fig. 16(a) demonstrates a test tree on a traditional biochip. By opening all valves on the tree and closing the other valves, we can test the valves on the tree for stuck-at-0 faults.

TABLE I
RESULTS OF TEST PATTERN GENERATION WITH SINGLE PRESSURE SOURCE AND SINGLE PRESSURE SENSOR

FPVA		Direct Approach						Loop Acceleration							
Dimension	n_v	n_p^d	$t_p^d(s)$	n_c^d	$t_c^d(s)$	n_l^d	$t_l^d(s)$	N^d	n_p^a	$t_p^a(s)$	n_c^a	$t_c^a(s)$	n_l^a	$t_l^a(s)$	N^a
5 × 5	40	2	0.02	8	0.67	3	0.01	13	2	0.02	8	0.16	3	0.02	13
10 × 10	380	2	0.72	18	46	3	0.04	23	2	2.61	18	12	3	0.03	23
15 × 15	420	2	48	28	984	4	0.12	34	2	78	28	40	3	73	33
20 × 20	760	2	758	*	*	*	*	*	2	363	38	146	3	163	43
25 × 25	1200	*	*	*	*	*	*	*	3	1200	48	472	3	966	54
30 × 30	1740	*	*	*	*	*	*	*	3	1201	58	1648	4	1243	65

* – No valid result

Fig. 16(b) shows a cut on this biochip. By closing all valves on the tree and opening the other valves, stuck-at-1 faults can be tested.

In generating test patterns for such a chip, its structure can be converted into a virtual valve array. The valves in the original chip stay unchanged, and any channel segment connecting valves can be viewed as a cell. Afterwards, the formulation described for FPVAs can be applied to identify the minimum set of test patterns. Since the test trees and cuts are the direct objectives of the proposed method, the number of test patterns can be lowered even further from the ATPG method in [19].

VI. SIMULATION RESULTS

The proposed framework was implemented in C++ and tested using a 3.20 GHz CPU with 8 GB memory. We demonstrate the results using FPVAs with valves in different rows and columns. The tested arrays are shown in Table I, where the first column shows the dimensions of the arrays and the second column shows the number of valves. We used Gurobi [32] to solve the optimization problems in the proposed method.

The results of testing FPVAs with a single pressure source and a single pressure sensor are shown in Table I. The direct approach is the method published in [1], which does not use loop relaxation introduced in Section IV-A4 for acceleration. In Table I, the numbers of test paths are shown in the column n_p^d . The CPU time to generate these patterns is shown in the column t_p^d . The columns n_c^d and t_c^d show the number of cut patterns and the CPU time to generate them. The columns n_l^d and t_l^d show the number of patterns for testing leakage in the control layer and the CPU time to generate these patterns. The total number of test patterns is shown in the column N^d . “*” means that no valid results are available due to runtime. According to these results, the direct approach suffers from the scalability problem due to its pure ILP formulation. In these results, the number of cuts is much larger than the number of test paths. This is because a path can travel through many valves in a zigzag shape and only a few orthogonal paths can already cover all the valves. However, the cuts required to cover all the valves in an FPVA is proportional to the size of the array, leading to a much larger number of such test patterns.

The columns of loop acceleration show the results of generating test patterns using loop relaxation. The columns n_p^a , n_c^a and n_l^a show the numbers of test paths, cuts and leakage test patterns, respectively. The columns t_p^a , t_c^a and t_l^a show the CPU time needed to generate these patterns, respectively. The total number of the test patterns is shown in the column




Fig. 17. Comparison of numbers of test patterns for FPVAs with different numbers of ports.

N^a . These results show that with loop acceleration valid test patterns can be generated for all these valve arrays, though the CPU time increases quickly as the size of the FPVA grows. For the case 30×30 , the numbers of variables and constraints in the ILP formulation for generating the test patterns to detect stuck-at-0 faults, stuck-at-1 faults and control-layer leakage are already (17702,36910), (100920,1016247) and (20511,88552), respectively. Therefore, a long CPU time was required to solve the corresponding optimization problems.

The results of the proposed method for multiple-port test is shown in Fig. 17, where the numbers of total test patterns for FPVAs with different numbers of test ports are compared. With this comparison, it can be seen that the number of test patterns decreases quickly as the number of test ports increases. This is also valid when the number of test patterns with three ports is compared with that with two ports shown in Table I. Since the majority of the test patterns are cuts, more test ports enable a better coverage of valves by cuts composed of multiple segments, leading to a significant reduction of test patterns.

We also demonstrate the effectiveness of our method in dealing with long channels and obstacles in FPVAs. The results are shown in Fig. 18. In these cases, we randomly created FPVA layouts with 5%, 10%, 15% and 20% missing valves and obstacles. For each of these cases, one pressure source and two pressure sensors are assumed. As shown in this comparison, long channels and obstacles have only slight influence on the number of test patterns for FPVA test. However, it is worth noting that the real form of the test trees and cuts are completely different from those without long channels and obstacles.

We have applied the proposed method onto the traditional multiple-port continuous-flow biochip shown in Fig. 19 from [19]. The port P_3 is connected to a pressure source. The ports $P_1 - P_2$ and $P_4 - P_{15}$ are connected to pressure sensors. Table II shows the comparison between the test patterns

TABLE II
COMPARISON BETWEEN TEST PATTERNS GENERATED BY THE PROPOSED METHOD AND THE ATPG-BASED METHOD

Proposed method		ATPG-based method [19]		
Test Pattern	Detected Faults	Test Pattern	Detected Faults	
1	0010000011100111110000110000	17	1111010101100010010110101000	12
2	101010110111110001100001101	5	0111001010010111010100010011	10
3	1011001111110011111111111111	2	1110011110100111100111001111	13
4	1111111101111111111111111111	1	111001001110110001110010011	4
5	1101111111111111111111111111	1	0110100110101110100011110100	5
6	1111111111011111111111111111	1	1111011010100111110111111000	5
7	1111111111110111111111111111	1	0010101011010110101011001	2
8	1111111011101111111111101111	24	101001111110101010010011100	4
9	0010000110111111000000010111	11	00100110101101110100100010	1
		10	0011010011011111010000000011	1
		11	01001010110101010001001101	1
		12	1010100111100011100001101011	1
		13	1011010011110111110000100001	1
		14	1110001010110111010010011001	1
		15	101001101111111101011000100	1
		16	101110111101111010011001000	1




Fig. 18. Comparison of numbers of test patterns for FPVAs with different numbers of long channels and obstacles.

generated by our method and the test patterns generated by the ATPG method in [19] in detecting stuck-at-0 and stuck-at-1 faults. The test patterns define the open/closed states of valves in the order (a–z, A, B), and the numbers of individual faults that can be detected by the corresponding test patterns are also shown in the corresponding rows in Table II. The proposed method covers all stuck-at-0 and stuck-at-1 faults with 9 test patterns. With the method of converting the same biochip architecture into a circuit and then applying ATPG to generate test patterns as proposed in [19], 16 test patterns are needed. Therefore, the method proposed in this paper has a better efficiency in fault coverage.

To demonstrate the process of tree construction, the intermediate results of the 20×20 FPVA with long channels and obstacles are shown in Fig. 20. The FPVA has been abstracted into a graph, where nodes represent the cells and edges represent the valves. Randomly generated long channels and obstacles are created in the array. Fig. 20(a) shows the structure of the original FPVA, where the red edges represent always-closed valves or obstacles. The blue edges represent




Fig. 19. A traditional multiple-port continuous-flow biochip from [19]. P1–P15 are ports. a–z, A and B are valves.

normal valves that are expected to be closed and opened during assay execution. Fig. 20(b) is the FPVA with its long channels and obstacles merged as described in Section IV-D. Fig. 20(c), Fig. 20(d) and Fig. 20(e) are the test trees constructed using the ILP model with loop relaxation. There is a disjoint loop in Fig. 20(e) and it is altered in Fig. 20(f). Fig. 20(g) shows the remaining valves that need to be covered by additional trees after the loop is altered. In Fig. 20(h), one additional test tree is constructed to cover these valves.

To verify whether the test paths, cuts and the patterns for testing control layer leakage can detect faults reliably, for each FPVA in Table I we generated one, two, three, four and five faults separately and tested whether the test patterns can detect these faults. We repeated this process for 10 000 times. In these test cases, the test patterns detected all the faults, demonstrating a very high reliability in fault detection.

VII. CONCLUSION

In this paper, we have proposed the first strategy to generate test patterns with paths and cuts for fully programmable valve arrays (FPVAs) to detect faults such as blockage and leakage in the flow layer and the control layer. The method produces an efficient test set and can handle a vast majority of flow-based networks that can be configured on such an array. In the multiple-port test scenario, these patterns are expanded




Fig. 20. Constructing test trees on a 20×20 FPVA with long channels and obstacles. (a) The original FPVA represented by a graph. (b) Long channels and obstacles are compressed into super cells. (c), (d) and (e) Three test trees with a loop in (e). (f) The previously constructed test tree in (e) is altered to partially cover the valves on the loop. (g) The remaining valves to cover. (h) One additional test tree to cover the remaining valves.

accordingly to take advantage of multiple pressure sensors to improve test efficiency. The proposed method can guarantee the detection of any two faults in FPVAs, while multiple faults can actually be captured effectively. When applied to traditional flow-based biochips, the generated patterns also demonstrate a high test efficiency. Identifying the location of faults in programmable array-based biochips may be investigated as a future research problem. Selective placement of test ports for further reduction of test sets is another open problem to study.

ACKNOWLEDGMENT

The work of B. B. Bhattacharya was funded, in part, by INAE Chair Professorship, and by a special grant provided to Nanotechnology Research Triangle from Indian Statistical Institute, Kolkata. The work of B. Li and U. Schlichtmann was supported, in part, by Deutsche Forschungsgemeinschaft (DFG) through TUM International Graduate School of Science and Engineering (IGSSE). The work of T.-Y. Ho, K. Chakrabarty and U. Schlichtmann was supported, in part, by

the Technical University of Munich – Institute for Advanced Study, funded by the German Excellence Initiative and the European Union Seventh Framework Programme under grant agreement n° 291763.

REFERENCES

- [1] C. Liu, B. Li, B. B. Bhattacharya, K. Chakrabarty, T.-Y. Ho, and U. Schlichtmann, "Testing microfluidic fully programmable valve arrays (FPVAs)," in *Proc. Design, Autom., and Test Europe Conf.*, 2017, pp. 91–96.
- [2] J. Melin and S. Quake, "Microfluidic large-scale integration: the evolution of design rules for biological automation," *Annu. Rev. Biophys. Biomol. Struct.*, vol. 36, pp. 213–231, 2007.
- [3] J. M. Perkel, "Microfluidics: Bringing new things to life science," *Science*, vol. 322, no. 5903, pp. 975–977, 2008.
- [4] K. Chakrabarty, "Design automation and test solutions for digital microfluidic biochips," *IEEE Trans. Circuits Syst.*, vol. 57, no. 1, pp. 4–17, 2010.
- [5] [Online]. Available: <http://www.illumina.com/>
- [6] Agilent. [Online]. Available: <http://www.agilent.com/>
- [7] N. Amin, W. Thies, and S. P. Amarasinghe, "Computer-aided design for microfluidic chips based on multilayer soft lithography," in *Proc. Int. Conf. Comput. Des.*, 2009, pp. 2–9.

- [8] W. H. Minhass, P. Pop, J. Madsen, and F. S. Blaga, "Architectural synthesis of flow-based microfluidic large-scale integration biochips," in *Proc. Int. Conf. on Compilers, Architecture, and Synthesis for Embed. Sys.*, 2012, pp. 181–190.
- [9] T.-M. Tseng, B. Li, U. Schlichtmann, and T.-Y. Ho, "Storage and caching: Synthesis of flow-based microfluidic biochips," *IEEE Design & Test*, vol. 32, no. 6, pp. 69–75, 2015.
- [10] C. Liu, B. Li, H. Yao, P. Pop, T.-Y. Ho, and U. Schlichtmann, "Transport or store? Synthesizing flow-based microfluidic biochips using distributed channel storage," in *Proc. Design Autom. Conf.*, 2017, pp. 49:1–49:6.
- [11] C. Lin, C. Liu, I. Chen, D. T. Lee, and T. Ho, "An efficient bi-criteria flow channel routing algorithm for flow-based microfluidic biochips," in *Proc. Design Autom. Conf.*, 2014, pp. 141:1–141:6.
- [12] K. Hu, T. Ho, and K. Chakrabarty, "Wash optimization and analysis for cross-contamination removal under physical constraints in flow-based microfluidic biochips," *IEEE Trans. on CAD of Integrated Circuits and Systems*, vol. 35, no. 4, pp. 559–572, 2016.
- [13] W. H. Minhass, P. Pop, J. Madsen, and T. Ho, "Control synthesis for the flow-based microfluidic large-scale integration biochips," in *Proc. Asia and South Pacific Des. Autom. Conf.*, 2013, pp. 205–212.
- [14] Q. Wang, S. Zuo, H. Yao, T.-Y. Ho, B. Li, U. Schlichtmann, and Y. Cai, "Hamming-distance-based valve-switching optimization for control-layer multiplexing in flow-based microfluidic biochips," in *Proc. Asia and South Pacific Des. Autom. Conf.*, 2017, pp. 524–529.
- [15] Y. Zhu, B. Li, T.-Y. Ho, Q. Wang, H. Yao, R. Wille, and U. Schlichtmann, "Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips," in *Proc. Int. Conf. Comput.-Aided Des.*, 2018, pp. 123:1–123:8.
- [16] K. Hu, T. A. Dinh, T. Ho, and K. Chakrabarty, "Control-layer routing and control-pin minimization for flow-based microfluidic biochips," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 36, no. 1, pp. 55–68, 2017.
- [17] H. Yao, Q. Wang, Y. Ru, Y. Cai, and T. Ho, "Integrated flow-control codesign methodology for flow-based microfluidic biochips," *IEEE Design & Test*, vol. 32, no. 6, pp. 60–68, 2015.
- [18] H. Yao, T. Ho, and Y. Cai, "PACOR: practical control-layer routing flow with length-matching constraint for flow-based microfluidic biochips," in *Proc. Design Autom. Conf.*, 2015, pp. 142:1–142:6.
- [19] K. Hu, F. Yu, T. Ho, and K. Chakrabarty, "Testing of flow-based microfluidic biochips: Fault modeling, test generation, and experimental demonstration," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 33, no. 10, pp. 1463–1475, 2014.
- [20] K. Hu, T. Ho, and K. Chakrabarty, "Test generation and design-for-testability for flow-based mVLSI microfluidic biochips," in *Proc. VLSI Test Symp.*, 2014, pp. 1–6.
- [21] C. Liu, B. Li, T.-Y. Ho, K. Chakrabarty, and U. Schlichtmann, "Design-for-testability for continuous-flow microfluidic biochips," in *Proc. Design Autom. Conf.*, 2018, pp. 164:1–164:6.
- [22] A. Bernardini, C. Liu, B. Li, and U. Schlichtmann, "Fault localization in programmable microfluidic devices," in *Proc. Design, Autom., and Test Europe Conf.*, 2019.
- [23] L. M. Fidalgo and S. J. Maerkl, "A software-programmable microfluidic device for automated biology," *Lab on a Chip*, vol. 11, pp. 1612–1619, 2011.
- [24] —, "Mixing operation in PMD," <http://www.rsc.org/suppdata/lc/c0lc00537a/videos3.mov>, 2011.
- [25] —, "Fluid transportation in PMD," <http://www.rsc.org/suppdata/lc/c0lc00537a/videos2.mov>, 2011.
- [26] T. Tseng, B. Li, T. Ho, and U. Schlichtmann, "Reliability-aware synthesis for flow-based microfluidic biochips by dynamic-device mapping," in *Proc. Design Autom. Conf.*, 2015, pp. 141:1–141:6.
- [27] T.-M. Tseng, B. Li, M. Li, T.-Y. Ho, and U. Schlichtmann, "Reliability-aware synthesis with dynamic device mapping and fluid routing for flow-based microfluidic biochips," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 35, no. 12, pp. 1981–1994, 2016.
- [28] G. Lai, C. Lin, and T. Ho, "Pump-aware flow routing algorithm for programmable microfluidic devices," in *Proc. Design, Autom., and Test Europe Conf.*, 2018, pp. 1405–1410.
- [29] A. Grimmer, Q. Wang, H. Yao, T.-Y. Ho, and R. Wille, "Close-to-optimal placement and routing for continuous-flow microfluidic biochips," in *Proc. Asia and South Pacific Des. Autom. Conf.*, 2017, pp. 530–535.
- [30] N. Madras and G. Slade, *The Self-Avoiding Walk*. Birkhäuser, 1996.
- [31] D. Chen, R. Batson, and Y. Dang, *Applied Integer Programming: Modeling and Solution*. Wiley, 2011.
- [32] Gurobi Optimization, Inc., "Gurobi optimizer reference manual," 2013. [Online]. Available: <http://www.gurobi.com>



Chunfeng Liu received the bachelor degree in automation from Tsinghua University, Beijing, China, in 2009 and the master degree in microelectronics from Tsinghua University, Beijing, China, in 2015. He is currently a PhD student with the Chair of Electronic Design Automation, Technical University of Munich (TUM). His research interests focus on computer-aided design for microfluidic biochips.



Bing Li received the Dr.-Ing. degree from Technical University of Munich (TUM), Munich, Germany, in 2010 and finished the Habilitation there in 2018. He is currently a researcher with the Chair of Electronic Design Automation, TUM. His current research interests include high-performance and lower-power design, design automation for microfluidic biochips, as well as emerging systems. He has served on the Technical Program Committees of several conferences including ICCAD, DATE, ASP-DAC, etc.



Lecturer of the IEEE Circuits and Systems Society, and Associate Editor of the ACM JETC, ACM TODAES, ACM TECS, and IEEE TVLSI, and the Technical Program Committees of major conferences, including DAC, ICCAD, DATE, ASP-DAC, ISPD, etc.



Bhargab B. Bhattacharya (F'07) is currently serving as Distinguished Visiting Professor of Computer Science & Engineering at the Indian Institute of Technology Kharagpur. Prior to that, he had been on the faculty of the Indian Statistical Institute, Kolkata, for over 35 years. His research interest includes digital logic testing, and electronic design automation for integrated circuits and microfluidic biochips. He has published more than 400 technical papers and he holds ten US Patents. He is a Fellow of the Indian National Academy of Engineering and a Fellow of the National Academy of Sciences (India).



Krishnendu Chakrabarty (F'08) received the Ph.D. degree from the University of Michigan, Ann Arbor, in 1995. He is now the John Cocke Distinguished Professor and Department Chair of Electrical and Computer Engineering at Duke University. His current research projects include: testing, design-for-testability, and fault diagnosis of 3D SOCs and AI/ML hardware; microfluidic biochips; hardware security. Prof. Chakrabarty is a Fellow of ACM, a Fellow of IEEE, a Fellow of AAAS, and a Golden Core Member of the IEEE Computer Society.



Ulf Schlichtmann (S'88–M'90–SM'18) received the Dipl.-Ing. and Dr.-Ing. degrees in electrical engineering and information technology from Technical University of Munich (TUM), Munich, Germany, in 1990 and 1995, respectively. He is Professor and the Head of the Chair of Electronic Design Automation at TUM. He joined TUM in 2003, following 10 years in industry. His current research interests include computer-aided design of electronic circuits and systems, with an emphasis on designing reliable and robust systems on emerging technologies such as lab-on-chip and photonics.