Instruction Set Architectures Part II: x86, RISC, and CISC

Readings: 2.16-2.18

Goals for this Class

- Understand how CPUs run programs
 - How do we express the computation the CPU?
 - How does the CPU execute it?
 - How does the CPU support other system components (e.g., the OS)?
 - What techniques and technologies are involved and how do they work?
- Understand why CPU performance varies
 - How does CPU design impact performance?
 - What trade-offs are involved in designing a CPU?
 - How can we meaningfully measure and compare computer performance?
- Understand why program performance varies
 - How do program characteristics affect performance?
 - How can we improve a programs performance by considering the CPU running it?
 - How do other system components impact program performance?

Goals

- Start learning to read x86 assembly
- Understand the design trade-offs involved in crafting an ISA
- Understand RISC and CISC
 - Motivations
 - Origins
- Learn something about other current ISAs
 - Very long instruction word (VLIW)
 - Arm and Thumb

- A function's "stack frame" holds
 - It's local variables
 - Copies of callee-saved registers (if needs to used them)
 - Copies of caller-saved registers (when it makes function calls).
- The frame pointer (\$fp) points to the base of the frame stack frame.
- The frame pointer in action.
 - Adjust the stack pointer to allocate the frame
 - Save the \$fp into the frame (it's callee-saved)
 - Copy from the \$sp to the \$fp
 - Use the \$sp as needed for function calls.
 - Refer to local variables relative to \$fp.
 - Clean up when you're done.

Example

```
main:
           $sp,$sp,-32
   addiu
           $fp,24($sp)
   SW
           $fp,$sp
   move
           $0,8($fp)
   SW
   Ιi
           $v0,1
           $v0,12($fp)
   SW
           $v0,2
   li
           $v0,16($fp)
   SW
           $3,12($fp)
   lw
           $v0,16($fp)
   lw
           $v0,$3,$v0
   addu
           $v0,8($fp)
   SW
           $v0,8($fp)
   lw
           $sp,$fp
   move
           $fp,24($sp)
   lw
   addiu
           $sp,$sp,32
           $ra
```

main: \$sp,\$sp,-32 addiu \$fp,24(\$sp) SW \$fp,\$sp move \$0,8(\$fp) SW li \$v0,1 \$v0,12(\$fp) SW li \$v0,2 \$v0,16(\$fp) SW \$3,12(\$fp) lw lw \$v0,16(\$fp) \$v0,\$3,\$v0 addu \$v0,8(\$fp) SW \$v0,8(\$fp) lw \$sp,\$fp move \$fp,24(\$sp) lw addiu \$sp,\$sp,32 j \$ra

	value
0x1020	
0x101C	
0x1018	
0x1014	
0x1010	
0x100C	
0x1008	
0x1004	
0x1000	
0x0FFC	

```
main:
           $sp,$sp,-32
   addiu
           $fp,24($sp)
   SW
           $fp,$sp
   move
           $0,8($fp)
   SW
   li
           $v0,1
           $v0,12($fp)
   SW
   li
           $v0,2
           $v0,16($fp)
   SW
           $3,12($fp)
   lw
   lw
           $v0,16($fp)
           $v0,$3,$v0
   addu
           $v0,8($fp)
   SW
           $v0,8($fp)
   lw
           $sp,$fp
   move
           $fp,24($sp)
   lw
   addiu
          $sp,$sp,32
   j
           $ra
```

sp->

***	value
0x1020	
0x101C	
0x1018	
0x1014	
0x1010	
0x100C	
0x1008	
0x1004	
0x1000	
0x0FFC	

```
main:
PC-> addiu
             $sp,$sp,-32
              $fp,24($sp)
      SW
              $fp,$sp
      move
              $0,8($fp)
      SW
      li
              $v0,1
              $v0,12($fp)
      SW
      li
              $v0,2
              $v0,16($fp)
      SW
              $3,12($fp)
      lw
      lw
              $v0,16($fp)
              $v0,$3,$v0
      addu
              $v0,8($fp)
      SW
              $v0,8($fp)
      lw
              $sp,$fp
      move
             $fp,24($sp)
      lw
      addiu
             $sp,$sp,32
      j
              $ra
```

	•••	value
sp->	0x1020	
	0x101C	
	0x1018	
	0x1014	
	0x1010	
	0x100C	
	0x1008	
	0x1004	
	0x1000	
	0x0FFC	

sp->

```
main:
PC-> addiu
             $sp,$sp,-32
             $fp,24($sp)
      SW
             $fp,$sp
      move
             $0,8($fp)
      SW
      li
             $v0,1
             $v0,12($fp)
      SW
      li
             $v0,2
             $v0,16($fp)
      SW
             $3,12($fp)
      lw
      lw
             $v0,16($fp)
             $v0,$3,$v0
      addu
             $v0,8($fp)
      SW
             $v0,8($fp)
      lw
             $sp,$fp
      move
             $fp,24($sp)
      lw
      addiu
             $sp,$sp,32
```

\$ra

j

	value
0x1020	
0x101C	
0x1018	
0x1014	
0x1010	
0x100C	
0x1008	
0x1004	
0x1000	
0x0FFC	

sp->

```
main:
              $sp,$sp,-32
      addiu
PC-> sw
              $fp,24($sp)
              $fp,$sp
      move
              $0,8($fp)
      SW
      li
              $v0,1
              $v0,12($fp)
      SW
      li
              $v0,2
              $v0,16($fp)
      SW
              $3,12($fp)
      lw
      lw
              $v0,16($fp)
              $v0,$3,$v0
      addu
              $v0,8($fp)
      SW
              $v0,8($fp)
      lw
              $sp,$fp
      move
              $fp,24($sp)
      lw
      addiu
              $sp,$sp,32
```

\$ra

j

•••	value
0x1020	
0x101C	
0x1018	
0x1014	
0x1010	
0x100C	
0x1008	
0x1004	
0x1000	
0x0FFC	

```
main:
             $sp,$sp,-32
      addiu
PC-> sw
             $fp,24($sp)
             $fp,$sp
      move
              $0,8($fp)
      SW
      li
              $v0,1
              $v0,12($fp)
      SW
      li
              $v0,2
              $v0,16($fp)
      SW
             $3,12($fp)
      lw
      lw
             $v0,16($fp)
             $v0,$3,$v0
      addu
              $v0,8($fp)
      SW
             $v0,8($fp)
      lw
             $sp,$fp
      move
             $fp,24($sp)
      lw
      addiu
             $sp,$sp,32
```

\$ra

j

	value
0x1020	
0x101C	
0x1018	old fp
0x1014	
0x1010	
0x100C	
0x1008	
0x1004	
0x1000	
0x0FFC	

sp->

```
main:
             $sp,$sp,-32
      addiu
             $fp,24($sp)
      SW
PC-> move
             $fp,$sp
             $0,8($fp)
      SW
      li
             $v0,1
             $v0,12($fp)
      SW
      li
             $v0,2
             $v0,16($fp)
      SW
             $3,12($fp)
      lw
      lw
             $v0,16($fp)
             $v0,$3,$v0
      addu
             $v0,8($fp)
      SW
             $v0,8($fp)
      lw
             $sp,$fp
      move
             $fp,24($sp)
      lw
      addiu
             $sp,$sp,32
      j
             $ra
```

•••	value
0x1020	
0x101C	
0x1018	old fp
0x1014	
0x1010	
0x100C	
0x1008	
0x1004	
0x1000	
0x0FFC	

```
main:
             $sp,$sp,-32
      addiu
             $fp,24($sp)
      SW
PC-> move
             $fp,$sp
             $0,8($fp)
      SW
      li
             $v0,1
             $v0,12($fp)
      SW
      li
             $v0,2
             $v0,16($fp)
      SW
             $3,12($fp)
      lw
      lw
             $v0,16($fp)
             $v0,$3,$v0
      addu
             $v0,8($fp)
      SW
             $v0,8($fp)
      lw
             $sp,$fp
      move
                            fp-> sp->
             $fp,24($sp)
      lw
      addiu
             $sp,$sp,32
      j
             $ra
```

	value	fp-relative
0x1020		
0x101C		+32
0x1018	old fp	+24
0x1014		+20
0x1010		+16
0x100C		+12
0x1008		+8
0x1004		+4
0x1000		+0
0x0FFC		

_				
mai	.n:			
	addiu	\$sp,\$sp,-32		
	SW	\$fp,24(\$sp)		
PC->	move	\$fp,\$sp		
	SW	\$0,8(\$fp)		\vdash
	li	\$v0,1		0
	SW	\$v0,12(\$fp)		l o
	li	\$v0,2		
	SW	\$v0,16(\$fp)		$\bigsqcup_{i \in \mathcal{I}} U_i$
	lw	\$3,12(\$fp)		0
	lw	\$v0,16(\$fp)		0
	addu	\$v0,\$3,\$v0		\vdash
	SW	\$v0,8(\$fp)		0
	lw	\$v0,8(\$fp)		О
	move	\$sp,\$fp	f	
	lw	\$fp,24(\$sp)	fp-> sp->	
	addiu	\$sp,\$sp,32		0
	j	\$ra		

	The stack frame		
	value	fp-relative	
0x1020		<i>\interpretation \tex</i>	
0x101C		+32	
0x1018	old fp	+24	
0x1014		+20	
0x1010		+16	
0x100C		+12	
0x1008		+8	
0x1004		+4	
0x1000		+0	
0x0FFC			

mai	n:				The	stack frame
	addiu	\$sp,\$sp,-32				
	sw	\$fp,24(\$sp)			value	f/o-relative
DO	move	\$fp,\$sp		0x1020		1
PC->		\$0,8(\$fp)		0x101C		+32
	li	\$v0,1		071010		T02
	SW	\$v0,12(\$fp)		0x1018	old fp	+24
	li	\$v0,2		0x1014		+20
	SW	\$v0,16(\$fp)				
	lw	\$3,12(\$fp)		0x1010		+16
	lw	\$v0,16(\$fp)		0x100C		+12
	addu	\$v0,\$3,\$v0				
	SW	\$v0,8(\$fp)		0x1008		+8
	lw	\$v0,8(\$fp)		0x1004		+4
	move	\$sp,\$fp	fn > SN->	0v1000		. 0
	lw	\$fp,24(\$sp)	fp-> sp->	0x1000		+0
	addiu	\$sp,\$sp,32		0x0FFC		
	j	\$ra			<u> </u>	

	The stack frame		
	value	fp-relative	
0x1020		<i>\(\)</i>	
0x101C		+32	
0x1018	old fp	+24	
0x1014		+20	
0x1010		+16	
0x100C		+12	
0x1008		+8	
0x1004		+4	
0x1000		+0	
0x0FFC			

mai	n:		
	addiu	\$sp,\$sp,-32	,
	SW	\$fp,24(\$sp)	
	move	\$fp,\$sp	
PC->	SW	\$0,8(\$fp)	ľ
	li	\$v0,1	
	SW	\$v0,12(\$fp)	
	li	\$v0,2	
	SW	\$v0,16(\$fp)	
	lw	\$3,12(\$fp)	
	lw	\$v0,16(\$fp)	İ
	addu	\$v0,\$3,\$v0	
	SW	\$v0,8(\$fp)	
	lw	\$v0,8(\$fp)	
	move	\$sp,\$fp	fn sn-s
	lw	\$fp,24(\$sp)	fp-> sp->
	addiu	\$sp,\$sp,32	
	j	\$ra	•

	ine s	stack frame
	value	f/o-relative
0x1020		<i>\(\)</i>
0x101C		+32
0x1018	old fp	+24
0x1014		+20
0x1010		+16
0x100C		+12
0x1008	0	+8
0x1004		+4
0x1000		+0
0x0FFC		

The stock from

mai	.n :			
	addiu	\$sp,\$sp,-32		
	SW	\$fp,24(\$sp)		
	move	\$fp,\$sp		
	SW	\$0,8(\$fp)		
	li	\$v0,1		
PC->	SW	\$v0,12(\$fp)		
	li	\$v0,2		
	SW	\$v0,16(\$fp)		
	lw	\$3,12(\$fp)		
	lw	\$v0,16(\$fp)		
	addu	\$v0,\$3,\$v0		
	SW	\$v0,8(\$fp)		
	lw	\$v0,8(\$fp)		
	move	\$sp,\$fp	tn > SN=>	
	lw	\$fp,24(\$sp)	fp-> sp->	
	addiu	\$sp,\$sp,32		
	j	\$ra		

	The	stack frame
	value	fp-relative
0x1020		1
0x101C		+32
0x1018	old fp	+24
0x1014		+20
0x1010		+16
0x100C		+12
0x1008	0	+8
0x1004		+4
0x1000		+0
0x0FFC		

mai	n:			
	addiu	\$sp,\$sp,-32		_
	SW	\$fp,24(\$sp)		
	move	\$fp,\$sp		
	SW	\$0,8(\$fp)		
	li	\$v0,1		
PC->	SW	\$v0,12(\$fp)		
	li	\$v0,2		
	SW	\$v0,16(\$fp)		
	lw	\$3,12(\$fp)		
	lw	\$v0,16(\$fp)		
	addu	\$v0,\$3,\$v0		
	SW	\$v0,8(\$fp)		
	lw	\$v0,8(\$fp)		
	move	\$sp,\$fp	tn 20->	\vdash
	lw	\$fp,24(\$sp)	fp-> sp->	
	addiu	\$sp,\$sp,32		
	j	\$ra	1	

	The	stack frame
	value	fp-relative
0x1020		√
0x101C		+32
0x1018	old fp	+24
0x1014		+20
0x1010		+16
0x100C	1	+12
0x1008	0	+8
0x1004		+4
0x1000		+0
0x0FFC		

mai	.n :				The	stack frame
	addiu	\$sp,\$sp,-32	i		Γ	
	SW	\$fp,24(\$sp)			value	fø-relative
	move	\$fp,\$sp		0x1020		/
	sw li	<pre>\$0,8(\$fp) \$v0,1</pre>		0x101C		+32
	sw	\$v0,12(\$fp)		0x1018	old fp	+24
PC->	li sw	\$v0,2 \$v0,16(\$fp)		0x1014		+20
1 0->	lw	\$3,12(\$fp)		0x1010		+16
	lw addu	<pre>\$v0,16(\$fp) \$v0,\$3,\$v0</pre>		0x100C	1	+12
	SW	\$v0,\$3,\$v0 \$v0,8(\$fp)		0x1008	0	+8
	lw	\$v0,8(\$fp)		0x1004		+4
	move lw	\$sp,\$fp \$fp,24(\$sp)	fp-> sp->	0x1000		+0
	addiu	\$sp,\$sp,32	•	0x0FFC		
	j	\$ra			1	

mai		¢ ¢ 22		
	addiu	\$sp,\$sp,-32		
	SW	\$fp,24(\$sp)		•••
	move	\$fp,\$sp		0x1020
	SW	\$0,8(\$fp)		0.1010
	li	\$v0,1		0x101C
	SW	\$v0,12(\$fp)		0x1018
	li	\$v0,2		0x1014
PC->	SW	\$v0,16(\$fp)		0,71014
	lw	\$3,12(\$fp)		0x1010
	lw	\$v0,16(\$fp)		0x100C
	addu	\$v0,\$3,\$v0		
	SW	\$v0,8(\$fp)		0x1008
	lw	\$v0,8(\$fp)		0x1004
	move	\$sp,\$fp	fp-> sp->	0x1000
	lw	\$fp,24(\$sp)	. 6	
	addiu	\$sp,\$sp,32		0x0FFC
	j	\$ra		

	stack frame	
	value	fp-relative
0x1020		√
0x101C		+32
0x1018	old fp	+24
0x1014		+20
0x1010	2	+16
0x100C	1	+12
0x1008	0	+8
0x1004		+4
0x1000		+0
0x0FFC		

The stock from

mai	n:				The	stack frame
	addiu	\$sp,\$sp,-32				
	sw	\$fp,24(\$sp)		•••	value	fp-relative
	move	\$fp,\$sp		0x1020		Į –
	SW	\$0,8(\$fp)		0x101C		+32
	li	\$v0,1			1.1.6	
	SW	\$v0,12(\$fp)		0x1018	old fp	+24
	li sw	<pre>\$v0,2 \$v0,16(\$fp)</pre>		0x1014		+20
	lw	\$3,12(\$fp)		0x1010	2	+16
	lw addu	<pre>\$v0,16(\$fp) \$v0,\$3,\$v0</pre>		0x100C	1	+12
PC->	sw	\$v0,\$3,\$v0 \$v0,8(\$fp)		0x1008	0	+8
	lw	\$v0,8(\$fp)		0x1004		+4
	move lw	\$sp,\$fp \$fp,24(\$sp)	fp-> sp->	0x1000		+0
	addiu	\$sp,\$sp,32		0x0FFC		
	j	\$ra	•			

mai	n:				The	sta
mai	addiu sw move sw li sw li sw lw addu	\$sp,\$sp,-32 \$fp,24(\$sp) \$fp,\$sp \$0,8(\$fp) \$v0,1 \$v0,12(\$fp) \$v0,2 \$v0,16(\$fp) \$3,12(\$fp) \$v0,16(\$fp) \$v0,\$3,\$v0 \$v0,\$3,\$v0 \$v0,\$3,\$v0 \$v0,8(\$fp) \$v0,8(\$fp) \$sp,\$fp \$fp,24(\$sp)	fp-> sp->	0x1020 0x101C 0x1018 0x1014 0x1010 0x100C 0x100C 0x100A 0x100A	value old fp 2 1 1 3	Sta
	addiu j	\$sp,\$sp,32 \$ra	•	0x0FFC		Ĺ

	The	stack frame
	value	fp-relative
0x1020		1
0x101C		+32
0x1018	old fp	+24
0x1014		+20
0x1010	2	+16
0x100C	1	+12
0x1008	Ø 3	+8
0x1004		+4
0x1000		+0
0x0FFC		

mai	n:		
	addiu	\$sp,\$sp,-32	
	sw	\$fp,24(\$sp)	
	move	\$fp,\$sp	
	SW	\$0,8(\$fp)	
	li	\$v0,1	
	SW	\$v0,12(\$fp)	
	li	\$v0,2	
	SW	\$v0,16(\$fp)	
	lw	\$3,12(\$fp)	
	lw	\$v0,16(\$fp)	
	addu	\$v0,\$3,\$v0	
	SW	\$v0,8(\$fp)	
DO	lw	\$v0,8(\$fp)	
PC->	move	\$sp,\$fp	fn > SD->
	lw	\$fp,24(\$sp)	fp-> sp->
	addiu	\$sp,\$sp,32	
	j	\$ra	

	ine s	stack frame
	value	fp-relative
0x1020		1
0x101C		+32
0x1018	old fp	+24
0x1014		+20
0x1010	2	+16
0x100C	1	+12
0x1008	Ø 3	+8
0x1004		+4
0x1000		+0
0x0FFC		

The stock from

mai	.n :				
	addiu	\$sp,\$sp,-32			<u> </u>
	SW	\$fp,24(\$sp)		•••	
	move	\$fp,\$sp		0x1020	
	sw li	<pre>\$0,8(\$fp) \$v0,1</pre>		0x101C	
	SW	\$v0,12(\$fp)		0x1018	
	li sw	\$v0,2 \$v0,16(\$fp)		0x1014	
	lw	\$3,12(\$fp)		0x1010	
	lw addu	<pre>\$v0,16(\$fp) \$v0,\$3,\$v0</pre>		0x100C	
	SW	\$v0,\$3,\$v0 \$v0,8(\$fp)		0x1008	
	lw	\$v0,8(\$fp)		0x1004	
PC->	move lw	\$sp,\$fp \$fp,24(\$sp)	fp-> sp->	0x1000	
		\$sp,\$sp,32	-	0x0FFC	
	j	\$ra	·		

I ne stack fram		
	value	fp-relative
0x1020		/
0x101C		+32
0x1018	old fp	+24
0x1014		+20
0x1010	2	+16
0x100C	1	+12
0x1008	Ø 3	+8
0x1004		+4
0x1000		+0
0x0FFC		

The stock from

sp->

mai	n:	
	addiu	\$sp,\$sp,-32
	SW	\$fp,24(\$sp)
	move	\$fp,\$sp
	SW	\$0,8(\$fp)
	li	\$v0,1
	SW	\$v0,12(\$fp)
	li	\$v0,2
	SW	\$v0,16(\$fp)
	lw	\$3,12(\$fp)
	lw	\$v0,16(\$fp)
	addu	\$v0,\$3,\$v0
	SW	\$v0,8(\$fp)
	lw	\$v0,8(\$fp)
	move	\$sp,\$fp
PC->	lw	\$fp,24(\$sp)
	addiu	\$sp,\$sp,32
	j	\$ra

	The stack fram	
	value	fo-relative
0.1000	Value	/ relative
0x1020		/
0x101C		+32
0x1018	old fp	+24
0x1014		+20
0x1010	2	+16
0x100C	1	+12
0x1008	₩3	+8
0x1004		+4
0x1000		+0
0x0FFC		

sp->

mai	n:	
	addiu	\$sp,\$sp,-32
	SW	\$fp,24(\$sp)
	move	\$fp,\$sp
	SW	\$0,8(\$fp)
	li	\$v0,1
	SW	\$v0,12(\$fp)
	li	\$v0,2
	SW	\$v0,16(\$fp)
	lw	\$3,12(\$fp)
	lw	\$v0,16(\$fp)
	addu	\$v0,\$3,\$v0
	SW	\$v0,8(\$fp)
	lw	\$v0,8(\$fp)
D O	move	\$sp,\$fp
PC->	lw	\$fp,24(\$sp)
	addiu	\$sp,\$sp,32
	j	\$ra

	The	stack frame
	value	fp-relative
0x1020		\downarrow
0x101C		+32
0x1018	old fp	+24
0x1014		+20
0x1010	2	+16
0x100C	1	+12
0x1008	Ø 3	+8
0x1004		+4
0x1000		+0
0x0FFC		

Dead Demo

http://cseweb.ucsd.edu/classes/sp13/cse141-a/asm_examples

x86 Assembly

x86 ISA Caveats

- x86 is a poorly-designed ISA
 - It breaks almost every rule of good ISA design.
 - There is nothing "regular" or predictable about its syntax.
 - We don't have time to learn how to write x86 with any kind of thoroughness.
- It is the most widely used ISA in the world today.
 - It is the ISA you are most likely to see in the "real world"
 - So it's useful to study.
- Intel and AMD have managed to engineer (at considerable cost) their CPUs so that this ugliness has relatively little impact on their processors' performance (more on this later)

Survey Results: Discussion Sessions

- About 2/3 of you responded to the survey.
- About 50% of you are going.
- Comments
 - "It is somewhat useful for solving us our problems. She is doing great."
 - I attended the first one and it was horrible... The first weeks discussion was poorly structured and it didn't seem like she would be very helpful on the homework assignments."
 - "I think it can be more organized. Maybe she can focus on a specific topic."

Suggested changes

- Provide a forum for suggesting topics for her to cover during the sessions
- Have her draw topics from the quizzes

Survey Results: Quizzes

Comments

- "Need more time on quizzes. Homework is tough and long."
- "I don't like the online quizzes. The material asked on the quizzes is really difficult for the allotted time. At the end of the quiz, you don't know what you got right or wrong right away. "
- Complaints about TED.
- "I would like the quizzes to be worth a little less, which might be asking too much. A more realistic request would for them to be more often (twice a week), or to allow a dropped quiz or two for the times you really perform poorly."
- "In the last 2 quizzes there were many instances of questions that were incorrect and/or not supposed to be included."
- Cheating: 29% of you think it's happening. 61% aren't sure.
- Proposed changes
 - We will drop lowest quiz grade.
 - Would it help have more time between the material being covered in class and it being on the quiz? (e.g., Thursday quiz only covers up til Tuesday)?

Survey Results: Homework

Comments

- "Homework is tough and long."
- "Since we are typing up the homework, it would be nice to be able to have the option to turn it in electronically."
- "The homework was a little bit repetitive. There were about 4 problems asking for the same thing but with different numbers. I think 2 would be enough."

Proposed changes

- We'll work on repetitiveness
- We can probably do electronic turnins on TED.

Survey Results: Lectures etc.

Comments

- "I would like to attend more office hours so I can do better on the quizzes/ hw but for the hours available, I can't make."
- "I have more interests in the processor architecture, the hardware part."
- "Best part about, the professor was working through examples on the board, as soon as the power slides come up the class moves too fast, and my brain does not grab all the information."
- "more examples"
- "I am enjoying the pace, content, and teaching style so far."

Proposed changes

- If you can't make office hour times, make an appointment.
- I'll work on doing more examples on the board.
- I'll try to slow down a bit.

Some Differences Between MIPS and x86

- x86 instructions can operate on memory or registers or both
- x86 is a "two address" ISA
 - Both arguments are sources.
 - One is also the destination
- x86 has (lots of) special-purpose registers
- x86 has variable-length instructions
 - Between 1 and 15 bytes

x86-64 Assembly Syntax

- There are two syntaxes for x86 assembly
- We will use the "gnu assembler (gas) syntax", aka "AT&T syntax". This is different than "Intel Syntax"
- The most confusing difference: argument order
 - AT&T/gas
 - <instruction> <src> <dst>
 - Intel
 - <instruction> <dst> <src>
- Also, different instruction names
- There are some other differences too (see http://en.wikipedia.org/wiki/
 X86 assembly language#Syntax)
- If you go looking for help online, make sure it uses the AT&T syntax (or at least be aware, if it doesn't)!

Registers

8-bit	16-bit	32-bit	64-bit	Description	Notes
%AL	%AX	%EAX	%RAX	The accumulator register	
%BL	%BX	%EBX	%RBX	The base register	
%CL	%CX	%ECX	%RCX	The counter	Those can be used
%DL	%DX	%EDX	%RDX	The data register	These can be used more or less
%SPL	%SP	%ESP	%RSP	Stack pointer	interchangeably, like
%SBP	%BP	%EBP	%RBP	Points to the base of the stack frame	the registers in MIPS.
%RnB	%RnW	%RnD	%R <i>n</i>	(n = 815) General purpose registers	IVIIF O.
%SIL	%SI	%ESI	%RSI	Source index for string operations	
%DIL	%DI	%EDI	%RDI	Destination index for string operations	
	%IP	%EIP	%RIP	Instruction Pointer	
	%FL	AGS		Condition codes	

%RAX (64 bits)

%EAX (32 bits)

%AX

70/7/

Different names (e.g. %AX vs. %EAX vs. %RAX) refer to different parts of the same register

Instruction Suffixes

Instruction Suffixes			
b	byte	8 bits	
S	short	16 bits	
W	word	16 bits	
	long	32 bits	
q	quad	64 bits	

Example

```
addb $4, %al
addw $4, %ax
addl $4, %eax
addq %rcx, %rax
```

Arguments/Addressing Modes

Type	Syntax	Meaning	Example
Register	% <reg></reg>	R[%reg]	%RAX
Immediate	\$nnn	constant	\$42
Label	\$label	label	\$foobar
Displacement	n(%reg)	Mem[R[%reg] + n]	-42(%RAX)
Base-Offset	(%r1, %r2)	Mem[R[%r1] + %R[%r2]]	(%RAX,%AL)
Scaled Offset	(%r1, %r2, 2 ⁿ)	Mem[R[%r1] + %R[%r2] * 2 ⁿ]	(%RAX,%AL, 4)
Scaled Offset Displacement	k(%r1, %r2, 2 ⁿ)	Mem[R[%r1] + %R[%r2] * 2 ⁿ + k]	-4(%RAX,%AL, 2)

mov

 x86 does not have loads and stores. It has mov.

x86 Instruction	RTL	MIPS Equivalent
movb \$0x05, %al	R[al] = 0x05	ori \$t0, \$zero, 5
movl -4(%ebp), %eax	R[eax] = mem[R[ebp] -4]	lw \$t0, -4(\$t1)
movl %eax, -4(%ebp)	mem[R[ebp] - 4] = R[eax]	sw \$t0, -4(\$t1)
movl \$LC0, (%esp)	mem[R[esp]] = \$LC0	la \$at, LC0 sw \$at, 0(\$t0)
movl %R0, -4(%R1,%R2,4)	mem[R[%R1] + R[%R2] * 2 ⁿ + k] = %R0	slr \$at, \$t2, 2 add \$at, \$at, \$t1 sw \$t0, k(\$at)
movl %R0, %R1	R[%R1] = R[%R0]	ori \$t1, \$t0, \$zero

Arithmetic

Instruction	RTL
subl \$0x05, %eax	R[eax] = R[eax] - 0x05
subl %eax, -4(%ebp)	mem[R[ebp] -4] = mem[R[ebp] -4] - R[eax]
subl -4(%ebp), %eax	R[eax] = R[eax] - mem[R[ebp] -4]

Stack Management

Instruction	Meaning	x86 Equivalent	MIPS equivalent
pushl %eax	Push %eax onto the stack	subl \$4, %esp; movl %eax, (%esp)	subi \$sp, \$sp, 4 sw \$t0, (\$sp)
popl %eax	Pop %eax off the stack	movl (%esp), %eax addl \$4, %esp	lw \$t0, (\$sp) addi \$sp, \$sp, 4
enter <i>n</i>	Save stack pointer, allocate stack frame with <i>n</i> bytes for locals	push %BP mov %SP, %BP sub \$n, %SP	
leave	Restore the callers stack pointer.	movl %ebp, %esp pop %ebp	

None of these are pseudo instructions. They are real instructions, just very complex.

The Stack Frame

- A function's "stack frame" holds
 - It's local variables
 - Copies of callee-saved registers (if needs to used them)
 - Copies of caller-saved registers (when it makes function calls).
- The base pointer (%ebp) points to the base of the frame stack frame.
- The base pointer in action
 - Save the old stack pointer.
 - Align the stack pointer
 - Save the old %ebp
 - Copy from the %esp to the %ebp
 - Allocate the frame by decrementing %esp
 - Refer to local variables relative to %ebp
 - Clean up when you're done.

Example

```
main:
           4(%esp), %ecx
    leal
           $-16, %esp
   andl
           -4(%ecx)
   pushl
   pushl
           %ebp
   movl
           %esp, %ebp
           $16, %esp
   subl
           $0, -16(%ebp)
   movl
           $1, -12(%ebp)
   movl
           $2, -8(%ebp)
   movl
           -8(%ebp), %eax
   movl
           -12(%ebp), %eax
   addl
           %eax, -16(%ebp)
   movl
           -16(%ebp), %eax
   movl
   addl
           $16, %esp
           %ebp
   popl
           -4(%ecx), %esp
   leal
   ret
```

Branches

- x86 uses condition codes for branches
 - Condition codes are special-purpose bits that make up the flags register
 - Arithmetic ops set the flags register
 - carry, parity, zero, sign, overflow

Instruction	Meaning
cmpl %r1 %r2	Set flags register for %r1 - %r2
jmp <location></location>	Jump to <location></location>
je <location></location>	Jump to <location> if the equal flag is set</location>
jg, jge, jl, jle, jnz,	jump if {>, >=, <, <=, != 0,}

Function Calls

Instruction	Meaning	MIPS
call <label></label>	Push the return address onto the stack. Jump to the function.	Homework?
ret	Pop the return address off the stack and jump to it.	lw \$at, 0(\$sp) addi \$sp, \$sp, 4 jr \$at

- Return address goes on the stack (rather than a register as in MIPS)
- Arguments are passed on the stack (with push)
- Return value in %eax/%rax

Example

```
int foo(int x, int y);
...
d = foo(a, b);

pushq %R9
pushq %R8
call foo
movq %eax, d
```

x86 Assembly Resources

- These slides don't cover everything you'll need for the homeworks on x86 assembly
 - There's too many ugly details to cover in class.
 - But you may still encounter this code in real life (or on the homeworks).
- You'll need to do some looking of your own to find the missing bits
 - http://en.wikipedia.org/wiki/X86_architecture
 - http://en.wikibooks.org/wiki/X86_Assembly/GAS_Syntax
 - The text book.
- Make sure you know if the resources you find are AT&T or Intel syntax!
 - If there aren't any "%", it's probably Intel, and the dst comes first, rather than last.

MIPS vs. x86: Arithmetic

http://cseweb.ucsd.edu/classes/sp13/cse141-a/asm_examples/1.html

http://cseweb.ucsd.edu/classes/sp13/cse141-a/asm_examples/5.html

MIPS vs. x86: Branches

http://cseweb.ucsd.edu/classes/sp13/cse141-a/asm_examples/7.html

MIPS vs. x86: Caller

http://cseweb.ucsd.edu/classes/sp13/cse141-a/asm_examples/caller.html

MIPS vs. x86: Callee

http://cseweb.ucsd.edu/classes/sp13/cse141-a/asm_examples/callee.html

MIPS vs. x86: Structs

http://cseweb.ucsd.edu/classes/sp13/cse141-a/asm_examples/struct.html

Other ISAs


Designing an ISA to Improve Performance

- The PE tells us that we can improve performance by reducing CPI. Can we get CPI to be less than 1?
 - Yes, but it means we must execute more the one instruction per cycle.
 - That means parallelism.
- How can we modify the ISA to support the execution of multiple instructions each cycle?
- Later, we'll look at modifying the processor implementation to do the same thing without changing the ISA.


- Each sub-instruction is just like a normal instruction.
- The instructions execute at the same time.
- The processor can treat them as a single unit.
- Typical VLIW widths are 2-4 instructions, but some machine have been much higher




- Each sub-instruction is just like a normal instruction.
- The instructions execute at the same time.
- The processor can treat them as a single unit.
- Typical VLIW widths are 2-4 instructions, but some machine have been much higher



- Each sub-instruction is just like a normal instruction.
- The instructions execute at the same time.
- The processor can treat them as a single unit.
- Typical VLIW widths are 2-4 instructions, but some machine have been much higher



- Each sub-instruction is just like a normal instruction.
- The instructions execute at the same time.
- The processor can treat them as a single unit.
- Typical VLIW widths are 2-4 instructions, but some machine have been much higher



- Each sub-instruction is just like a normal instruction.
- The instructions execute at the same time.
- The processor can treat them as a single unit.
- Typical VLIW widths are 2-4 instructions, but some machine have been much higher

VLIW Example

- VLIW-MIPS
 - Two MIPS instruction/VLIW instruction word
 - Not a real VLIW ISA.

MIPS Code

```
ori $s2, $zero, 6
ori $s3, $zero, 4
add $s2, $s2, $s3
sub $s4, $s2, $s3

Results:
$s2 = 10
```

Since the add and sub execute sequentially, the sub sees the new value for \$s2

\$s4 = 6

VLIW-MIPS Code

```
<ori $s2, $zero,6; ori $s3, $zero, 4>
<add $s2, $s2, $s3; sub $s4, $s2, $s3>

Results:
$s2 = 10
$s4 = 2
```

Since the add and sub execute at the same time they both see the original value of \$s2

VLIW Challenges

- VLIW has been around for a long time, but it's not seen mainstream success.
- The main challenging is finding instructions to fill the VLIW slots.
- This is tortuous by by hand, and difficult for the compiler.

VLIW-MIPS Code

VLIW's History

- VLIW has been around for a long time
 - It's the simplest way to get CPI < 1.
 - The ISA specifies the parallelism, the hardware can be very simple
 - When hardware was expensive, this seemed like a good idea.
- However, the compiler problem (previous slide) is extremely hard.
 - There end up being lots of noops in the long instruction words.
 - Especially for "branchy" code (word processors, compilers, games, etc.)
- As a result, they have either
 - 1. met with limited commercial success as general purpose machines (many companies) or,
 - 2. Become very complicated in new and interesting ways (for instance, by providing special registers and instructions to eliminate branches), or
 - 3. Both 1 and 2 -- See the Itanium from intel.

VLIW's Success Stories

- VLIW's main success is in digital signal processing
 - DSP applications mostly comprise very regular loops
 - Constant loop bounds,
 - Simple data access patterns
 - Non-data-dependent computation
 - Since these kinds of loops make up almost all (i.e., x is almost 1.0) of the applications, Amdahl's Laws says writing the code by hand is worthwhile.
 - These applications are cost and power sensitive
 - VLIW processors are simple
 - Simple means small, cheap, and efficient.
- I would not be surprised if there's a VLIW processor in your cell phone.

The ARM ISA

- The ARM ISA is in most of today's cool mobile gadgets
- It got started at about the same time as MIPS
 - ARM Holdings. Inc. owns the ISA and licenses it to other companies.
 - It does not actually build chips.
- There are ARM chips available from many vendors
 - The vendors compete or other features (e.g., integrated graphics coprocessors)
 - Drives down cost.
- There's an ARM version of your text book.





MIPS vs. ARM

- MIPS and ARM are both modern, relatively clean ISAs
- ARM has
 - Fixed-length instruction words (mostly. More in moment)
 - General-purpose registers (although only 16 of them)
 - A similar set of instructions.
- But there are some differences...

MIPS vs. ARM: Addressing Modes

- MIPS has 3 "addressing modes"
 - Register -- \$s1
 - Displacement -- 4(\$s1)
 - Immediate -- 4
- ARM has several more

ARM Instruction	Meaning
LDR r0,[r1,#8]	R[r0] = Mem[R[r1] + 8]
LDR r0,[r1,#8]!	R[r0] = Mem[R[r1] + 8]; R[r1] = R[r1] + 8
LDR r0,[r1],#8	R[r0] = Mem[R[r1]]; R[r1] = R[r1] + 8

MIPS vs. ARM: Shifts

- ARM likes to perform shift operations
- The second src operand of most instructions can be shifted before use
- MIPS is less shift-happy.

ARM Instruction	Meaning
Add r1,r2,r3, LSL #4	R[r1] = R[r2] + (R[r3] << 4)
Add r1,r2,r3, LSL r4	R[r1] = R[r2] + (R[r3] << R[r4])

MIPS vs. ARM: Branches

- ARM uses condition codes and predication for branches
 - Condition codes: negative, zero, carry, overflow
 - Instruction set them
- Instruction can be made conditional on one of the condition codes
 - The the corresponding condition code is set, the instruction will execute.
 - Otherwise, the instruction will be a nop.
 - An instruction suffix specifies the condition code
- This eliminates many branches.
 - We'll see later on in this class that branches can slow down execution.

C Code

```
if (x == y)
p = q + r
```

```
x is $s0
y is $s1
p is $s2
q is $s3
r is $s4
```

MIPS Assembly

```
bne $s0, $s1, foo
add $s2, $s3, $s4
foo:
```

```
x is r0
y is r1
p is r2
q is r3
r is r4
```

ARM Assembly


```
CMP r0,r1
ADDEQ r2,r3,r4
```

ISA Alternatives


- 2-address code
 - add r1, r2 means R[r1] = R[r1] + R[r2]
 - + few operands, so more bits for each.
 - lots of extra copy instructions
- 1-address -- Accumulator architectures
 - An "accumulator" is a source and destination for all operations
 - add r1 means acc = acc + R[r1]
 - setacc r1 mean acc = R[r1]
 - getacc r1 mean R[r1] = acc
- "0-address" code -- Stack-based architectures

- A stack holds arguments
- Some instruction manipulate the stack
 - push -- add something to the stack
 - pop -- remove the top item.
 - swap -- swaps the top two items
- Most instructions operate on the contents of the stack
 - Zero-operand instructions
 - add --> t1 = pop; t2 = pop; push t1 + t2;
- Elegant in theory
- Clumsy in hardware.
 - How big is the stack?
- Java and Python "byte code" are stack-based ISAs
 - Infinite stack, but it runs in a VM
 - More on this later.


- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack




- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack




- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack



- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack




- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack




Stack Example: A = X * Y - B * C

- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack




Stack Example: A = X * Y - B * C


- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack



Stack Example: A = X * Y - B * C


- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack





compute A = X * Y - B * C

- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack



RISC vs CISC

In the Beginning...

- 1964 -- The first ISA appears on the IBM System 360
- In the "good" old days
 - Initially, the focus was on usability by humans.
 - Lots of "user-friendly" instructions (remember the x86 addressing modes).
 - Memory was expensive, so code-density mattered.
 - Many processors were microcoded -- each instruction actually triggered the execution of a builtin function in the CPU. Simple hardware to execute complex instructions (but CPIs are very, very high)
 - Microcoding saved hardware (which was expensive)
 - You only needed one adder.
 - How many adders are in our simple MIPS pipeline?
- ...SO...
 - Many, many different instructions, lots of bells and whistles
 - Variable-length instruction encoding to save space.
- ... their success had some downsides...
 - ISAs evolved organically.
 - They got messier, and more complex.

Things Changed

- In the modern era
 - Compilers write code, not humans.
 - Memory is cheap. Code density is unimportant.
 - Hardware is cheap. E.g. Adders are essentially free.
 - Low CPI should be possible, but only for simple instructions
 - We learned a lot about how to design ISAs, how to let them evolve gracefully, etc.
- So, architects started with with a clean slate...

Reduced Instruction Set Computing (RISC)

- Simple, regular ISAs, mean simple CPUs, and simple CPUs can go fast.
 - Fast clocks.
 - Low CPI.
 - Simple ISAs will also mean more instruction (increasing IC), but the benefits should outweigh this.
- Compiler-friendly, not user-friendly.
 - Simple, regular ISAs, will be easy for compilers to use
 - A few, simple, flexible, fast operations that compiler can combine easily.
 - Separate memory access and data manipulation
 - Instructions access memory or manipulate register values. Not both.
 - "Load-store architectures" (like MIPS)
 - No (or at least not many) special cases!

RISC: MIPS

- MIPS is the prototypical RISC ISA.
 - 3 instruction formats. Fixed length.
 - Very simple instructions.
 - Separate memory access and arithmetic instructions (This is called a "load-store architecture")
 - All registers are general-purpose.
 - Originally, very few instructions
- MIPS targeted maximum performance
 - Fast clocks!
 - Memory was cheap, so code density was not an issue.
 - The simpler, the better, because simple is *fast*.
- In 141L you'll see the impact of its simplicity in hardware
 - We sketched out most of the MIPS datapath in 30 minutes on Monday.
 - You'll do the rest in Lab 4.
 - This is only possible because MIPS' designers were thinking very carefully about the hardware when they designed the ISA.

MIPS is RISC!

- 3 instruction formats: I, R, and J.
 - R-type: Register-register Arithmetic
 - I-type: immediate arithmetic; loads/stores
 - J-type: Non-conditional, non-relative branches
 - opcodes are always in the same place
 - rs and rt are always in the same place
 - The immediate is always in the same place
- Similar amounts of work per instruction
 - 1 read from instruction memory
 - <= 1 arithmetic operations</p>
 - <= 2 register reads
 - <= 1 register write
 - <= 1 data store/load</p>
- Fixed instruction length
- Relatively large register file: 32

MIPS is RISC!

- 3 instruction formats: I, R, and J.
 - R-type: Register-register Arithmetic
 - I-type: immediate arithmetic; loads/stores
 - J-type: Non-conditional, non-relative branches
 - opcodes are always in the same place
 - rs and rt are always in the same place
 - The immediate is always in the same place
- Similar amounts of work per instruction
 - 1 read from instruction memory
 - <= 1 arithmetic operations</p>
 - <= 2 register reads
 - <= 1 register write
 - <= 1 data store/load</p>
- Fixed instruction length
- Relatively large register file: 32

CISC: x86

- x86 is the prime example of CISC (there were many others long ago)
 - Many, many instruction formats. Variable length.
 - Many complex rules about which register can be used when, and which addressing modes are valid where.
 - Very complex instructions
 - Combined memory/arithmetic.
 - Special-purpose registers.
 - Many, many instructions.
- Implementing x86 correctly is almost intractable

Mostly RISC: ARM

- ARM is somewhere in between
 - Four instruction formats. Fixed length.
 - General purpose registers (except the condition codes)
 - Moderately complex instructions, but they are still "regular" -- all instructions look more or less the same.
- ARM targeted embedded systems
 - Code density is important
 - Performance (and clock speed) is less critical
 - Both of these argue for more complex instructions.
 - But they can still be regular, easy to decode, and crafted to minimize hardware complexity
- Implementing an ARM processor is also tractable for 141L, but it would be harder than MIPS

- Everyone believes that RISC ISAs are better for building fast processors.
- So, how do Intel and AMD build fast x86 processors?
 - Despite using a CISC ISA, these processors are actually RISC processors inside
 - Internally, they convert x86 instructions into MIPS-like micro-ops (uops), and feed them to a RISC-style processor

x86 Code
movb \$0x05, %al
movl -4(%ebp), %eax
movl %eax, -4(%ebp)
movl %R0, -4(%R1,%R2,4)
movl %R0, %R1

uops

- Everyone believes that RISC ISAs are better for building fast processors.
- So, how do Intel and AMD build fast x86 processors?
 - Despite using a CISC ISA, these processors are actually RISC processors inside
 - Internally, they convert x86 instructions into MIPS-like micro-ops (uops), and feed them to a RISC-style processor

uops

	XOO COUE
PC->	movb \$0x05, %al
	movl -4(%ebp), %eax
	movl %eax, -4(%ebp)
	movl %R0, -4(%R1,%R2,4)
	movl %R0, %R1

v86 Code

- Everyone believes that RISC ISAs are better for building fast processors.
- So, how do Intel and AMD build fast x86 processors?
 - Despite using a CISC ISA, these processors are actually RISC processors inside
 - Internally, they convert x86 instructions into MIPS-like micro-ops (uops), and feed them to a RISC-style processor

	x86 Code
PC->	movb \$0x05, %al
	movl -4(%ebp), %eax
	movl %eax, -4(%ebp)
	movl %R0, -4(%R1,%R2,4)
	movl %R0, %R1

uops

ori \$t0, \$t0, 5

- Everyone believes that RISC ISAs are better for building fast processors.
- So, how do Intel and AMD build fast x86 processors?
 - Despite using a CISC ISA, these processors are actually RISC processors inside
 - Internally, they convert x86 instructions into MIPS-like micro-ops (uops), and feed them to a RISC-style processor

	x86 Code
	movb \$0x05, %al
PC->	movl -4(%ebp), %eax
	movl %eax, -4(%ebp)
	movl %R0, -4(%R1,%R2,4)
	movl %R0, %R1

uops

ori \$t0, \$t0, 5

- Everyone believes that RISC ISAs are better for building fast processors.
- So, how do Intel and AMD build fast x86 processors?
 - Despite using a CISC ISA, these processors are actually RISC processors inside
 - Internally, they convert x86 instructions into MIPS-like micro-ops (uops), and feed them to a RISC-style processor

	x86 Code
	movb \$0x05, %al
PC->	movl -4(%ebp), %eax
	movl %eax, -4(%ebp)
	movl %R0, -4(%R1,%R2,4)
	movl %R0, %R1

uops

ori \$t0, \$t0, 5

Iw \$t0, -4(\$t1)

- Everyone believes that RISC ISAs are better for building fast processors.
- So, how do Intel and AMD build fast x86 processors?
 - Despite using a CISC ISA, these processors are actually RISC processors inside
 - Internally, they convert x86 instructions into MIPS-like micro-ops (uops), and feed them to a RISC-style processor

x86 Code	
movb \$0x05, %al	
movl -4(%ebp), %eax	
movl %eax, -4(%ebp)	
movl %R0, -4(%R1,%R2,4)	
movl %R0, %R1	

uops

ori \$t0, \$t0, 5

Iw \$t0, -4(\$t1)

- Everyone believes that RISC ISAs are better for building fast processors.
- So, how do Intel and AMD build fast x86 processors?
 - Despite using a CISC ISA, these processors are actually RISC processors inside
 - Internally, they convert x86 instructions into MIPS-like micro-ops (uops), and feed them to a RISC-style processor

x86 Code	
movb \$0x05, %al	
movl -4(%ebp), %eax	
movl %eax, -4(%ebp)	
movl %R0, -4(%R1,%R2,4)	
movl %R0, %R1	

uops

ori \$t0, \$t0, 5

Iw \$t0, -4(\$t1)

sw \$t0, -4(\$t1)

- Everyone believes that RISC ISAs are better for building fast processors.
- So, how do Intel and AMD build fast x86 processors?
 - Despite using a CISC ISA, these processors are actually RISC processors inside
 - Internally, they convert x86 instructions into MIPS-like micro-ops (uops), and feed them to a RISC-style processor

x86 Code	
movb \$0x05, %al	
movl -4(%ebp), %eax	
movl %eax, -4(%ebp)	
movl %R0, -4(%R1,%R2,4)	
movl %R0, %R1	

uops

ori \$t0, \$t0, 5

Iw \$t0, -4(\$t1)

sw \$t0, -4(\$t1)

- Everyone believes that RISC ISAs are better for building fast processors.
- So, how do Intel and AMD build fast x86 processors?
 - Despite using a CISC ISA, these processors are actually RISC processors inside
 - Internally, they convert x86 instructions into MIPS-like micro-ops (uops), and feed them to a RISC-style processor

x86 Code
movb \$0x05, %al
movl -4(%ebp), %eax
movl %eax, -4(%ebp)
movl %R0, -4(%R1,%R2,4)
movl %R0, %R1

uops

ori \$t0, \$t0, 5

Iw \$t0, -4(\$t1)

sw \$t0, -4(\$t1)

slr \$at, \$t2, 2 add \$at, \$at, \$t1 sw \$t0, k(\$at)

- Everyone believes that RISC ISAs are better for building fast processors.
- So, how do Intel and AMD build fast x86 processors?
 - Despite using a CISC ISA, these processors are actually RISC processors inside
 - Internally, they convert x86 instructions into MIPS-like micro-ops (uops), and feed them to a RISC-style processor

x86 Code	
movb \$0x05, %al	
movl -4(%ebp), %eax	
movl %eax, -4(%ebp)	
movl %R0, -4(%R1,%R2,4)	
movl %R0, %R1	

uops

ori \$t0, \$t0, 5

Iw \$t0, -4(\$t1)

sw \$t0, -4(\$t1)

slr \$at, \$t2, 2 add \$at, \$at, \$t1 sw \$t0, k(\$at)

- Everyone believes that RISC ISAs are better for building fast processors.
- So, how do Intel and AMD build fast x86 processors?
 - Despite using a CISC ISA, these processors are actually RISC processors inside
 - Internally, they convert x86 instructions into MIPS-like micro-ops (uops), and feed them to a RISC-style processor

x86 Code	
movb \$0x05, %al	
movl -4(%ebp), %eax	
movl %eax, -4(%ebp)	
movl %R0, -4(%R1,%R2,4)	
movl %R0, %R1	

uops

ori \$t0, \$t0, 5

Iw \$t0, -4(\$t1)

sw \$t0, -4(\$t1)

slr \$at, \$t2, 2 add \$at, \$at, \$t1 sw \$t0, k(\$at)

ori \$t0, \$t0, \$zero

- Everyone believes that RISC ISAs are better for building fast processors.
- So, how do Intel and AMD build fast x86 processors?
 - Despite using a CISC ISA, these processors are actually RISC processors inside
 - Internally, they convert x86 instructions into MIPS-like micro-ops

The preceding was a dramatization. MIPS instructions were used for clarity and because I had some laying around.

No x86 instruction were harmed in the production of this slide.

movl -4(%ebp), %eax
movl %eax, -4(%ebp)
movl %R0, -4(%R1,%R2,4)
movl %R0, %R1

sw \$t0, -4(\$t1)

slr \$at, \$t2, 2 add \$at, \$at, \$t1 sw \$t0, k(\$at) ori \$t0, \$t0, \$zero

PC->

mc

VLIWing the CISC

- We can also get rid of x86 in software.
- Transmeta did this.
 - They built a processor that was completely hidden behind a "soft" implementation of the x86 instruction set.
 - Their system would translate x86 instruction into an internal VLIW instruction set and execute that instead.
 - Originally, their aim was high performance.
 - That turned out to be hard, so they focused low power instead.
- Transmeta eventually lost to Intel
 - Once Intel decided it cared about power (in part because Transmeta made the case for low-power x86 processors), it started producing very efficient CPUs.

The End