

ATmega328PB

DATASHEET SUMMARY

Introduction

The Atmel[®] ATmega328PB is a low-power CMOS 8-bit microcontroller based on the AVR[®] enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega328PB achieves throughputs close to 1MIPS per MHz. This empowers system designer to optimize the device for power consumption versus processing speed.

Feature

High Performance, Low Power Atmel®AVR® 8-Bit Microcontroller Family

- Advanced RISC Architecture
 - 131 Powerful Instructions
 - Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 20 MIPS Throughput at 20MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory Segments
 - 32KBytes of In-System Self-Programmable Flash program memory
 - 1KBytes EEPROM
 - 2KBytes Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C(1)
 - Optional Boot Code Section with Independent Lock Bits
 - In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - Programming Lock for Software Security
- Peripheral Touch Controller
 - Capacitive touch buttons, sliders and wheels
 - 24 Self-cap channels and 144 mutual cap channels
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode

This is a summary document. A complete document is available on our Web site at www.atmel.com

- Three 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
- Real Time Counter with Separate Oscillator
- Ten PWM Channels
- 8-channel 10-bit ADC in TQFP and QFN/MLF package
- Two Programmable Serial USART
- Two Master/Slave SPI Serial Interface
- Two Byte-oriented 2-wire Serial Interface (Philips I²C compatible)
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
 - Unique Device ID
- I/O and Packages
 - 27 Programmable I/O Lines
 - 32-pin TQFP and 32-pin QFN/MLF
- Operating Voltage:
 - 1.8 5.5V
- Temperature Range:
 - -40°C to 105°C
- Speed Grade:
 - 0 4MHz @ 1.8 5.5V
 - 0 10MHz @ 2.7 5.5.V
 - 0 20MHz @ 4.5 5.5V
- Power Consumption at 1MHz, 1.8V, 25°C
 - Active Mode: 0.2mA
 - Power-down Mode: 0.2µA
 - Power-save Mode: 1.3µA (Including 32kHz RTC)



Table of Contents

Int	oduction	1
Fe	ature	1
1.	Description	4
2.	Configuration Summary	5
3.	Ordering Information	6
4.	Block Diagram	7
5.	Pin Configurations	
6.	I/O Multiplexing	11
7.	Resources	12
8.	Data Retention	13
9.	About Code Examples	14
10.	Register Summary	15
11.	Packaging Information	20
	11.1. 32A	
12	Errata	
	12.1. Rev. A	
	12.2. Rev. B	
	12.3. Rev. C	22
13.	Revision History	23

1. Description

The Atmel[®] ATmega328PB is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega328PB achieves throughputs close to 1MIPS per MHz. This empowers system designer to optimize the device for power consumption versus processing speed.

The Atmel AVR® core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in a single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega328PB provides the following features: 32Kbytes of In-System Programmable Flash with Read-While-Write capabilities, 1Kbytes EEPROM, 2Kbytes SRAM, 27 general purpose I/O lines, 32 general purpose working registers, five flexible Timer/Counters with compare modes, internal and external interrupts, two serial programmable USART, two byte-oriented 2-wire Serial Interface (I2C), two SPI serial ports, a 8-channel 10-bit ADC in TQFP and QFN/MLF package, a programmable Watchdog Timer with internal Oscillator, Clock failure detection mechanism and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. PTC with enabling up to 24 self-cap and 144 mutual-cap sensors. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. Also ability to run PTC in power-save mode/wake-up on touch and Dynamic on/off of PTC analog and digital portion. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer, PTC, and ADC to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

Atmel offers the QTouch[®] library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression[®] (AKS[®]) technology for unambiguous detection of key events. The easy-to-use QTouch Composer allows you to explore, develop and debug your own touch applications.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega328PB is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega328PB is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.



2. Configuration Summary

Features	ATmega328PB
Pin count	32
Flash (KB)	32
SRAM (KB)	2
EEPROM (KB)	1
General Purpose I/O pins	27
SPI	2
TWI (I ² C)	2
USART	2
ADC	10-bit 15ksps
ADC channels	8
AC propagation delay	400ns (Typical)
8-bit Timer/Counters	2
16-bit Timer/Counters	3
PWM channels	10
PTC	Available
Clock Failure Detector (CFD)	Available
Output Compare Modulator (OCM1C2)	Available



3. Ordering Information

Speed [MHz]	Power Supply [V]	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
20	1.8 - 5.5	ATmega328PB-AU ATmega328PB-AUR ⁽³⁾ ATmega328PB-MU ATmega328PB-MUR ⁽³⁾	32A 32A 32MS1 32MS1	Industrial (-40°C to 85°C)
		ATmega328PB-AN ATmega328PB-ANR ⁽³⁾ ATmega328PB-MN ATmega328PB-MNR ⁽³⁾	32A 32A 32MS1 32MS1	Industrial (-40°C to 105°C)

Note: 1. This device can also be supplied in wafer form. Contact your local Atmel sales office for detailed ordering information and minimum quantities.


- 2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. Tape & Reel.

Package Type						
32A	32-lead, Thin (1.0mm) Plastic Quad Flat Package (TQFP)					
32MS1	32-pad, 5.0x5.0x0.9mm body, Lead Pitch 0.50mm, Very-thin Fine pitch, Quad Flat No Lead Package (VQFN)					




4. Block Diagram

Figure 4-1 Block Diagram





5. Pin Configurations





PD2 (PTCXY/INT0/OC3B/OC4B) (PTCXY/OC4A/TXD0) (PTCXY/OC3A/RXD0) PC5 (ADC5/PTCY/SCL0) PC4 (ADC4/PTCY/SDA0) PC3 (ADC3/PTCY) PC2 (ADC2/PTCY) (RESET) PD0 (PC6 (PD1 30 29 28 26 25 27 (OC2B/INT1/PTCXY) PD3 24 PC1 (ADC1/PTCY/SCK1) (XCK0/T0/PTCXY) PD4 2 PC0 (ADC0/PTCY/MISO1) 23 (SDA1/ICP4/ACO/PTCXY) PE0 3 22 PE3 (ADC7/PTCY/T3/MOSI1) VCC 4 21 **GND** GND 5 20 **AREF** (SCL1/T4/PTCXY) PE1 6 19 PE2 (ADC6/PTCY/ICP3/SS1) (XTAL1/TOSC1) PB6 7 18 **AVCC** (XTAL2/TOSC2) PB7 17 PB5 (PTCXY/XCK0/SCK0) 15 4 0 Bottom pad should be soldered to ground (OC0B/T1/PTCXY) PD5 (OC0A/PTCXY/AIN0) PD6 SSO/OC1B/PTCXY) PB2 (MOSI0/TXD1/OC2A/PTCXY) PB3 (ICP1/CLKO/PTCXY) PB0 (MISO0/RXD1/PTCXY) PB4 (PTCXY/AIN1) PD7 (OC1A/PTCXY) PB1

Figure 5-2 32 VQFN Pinout ATmega328PB

5.1. Pin Descriptions

5.1.1. VCC

Digital supply voltage.

5.1.2. GND

Ground.

5.1.3. Port B (PB[7:0]) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs,



Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB[7:6] is used as TOSC[2:1] input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

5.1.4. Port C (PC[5:0])

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC[5:0] output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

5.1.5. PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in #unique 14.

5.1.6. Port D (PD[7:0])

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

5.1.7. Port E (PE[3:0])

Port E is an 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

5.1.8. AV_{CC}

 AV_{CC} is the supply voltage pin for the A/D Converter, PC[3:0], and PE[3:2]. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. Note that PC[6:4] use digital supply voltage, V_{CC} .

5.1.9. AREF

AREF is the analog reference pin for the A/D Converter.

5.1.10. ADC[7:6] (TQFP and VFQFN Package Only)

In the TQFP and VFQFN package, ADC[7:6] serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.



6. I/O Multiplexing

Each pin is by default controlled by the PORT as a general purpose I/O and alternatively it can be assigned to one of the peripheral functions.

The following table describes the peripheral signals multiplexed to the PORT I/O pins.

Table 6-1 PORT Function Multiplexing

No	PAD	EXTINT	PCINT	ADC/AC	ртс х	PTC Y	osc	T/C # 0	T/C # 1	USART	I2C	SPI
1	PD[3]	INT1	PCINT19		Х3	Y11		OC2A				
2	PD[4]		PCINT20		X4	Y12		ТО		XCK0		
3	PE[0]		PCINT24	ACO	X8	Y16			ICP4		SDA1	
4	VCC											
5	GND											
6	PE[1]		PCINT25		X9	Y17			TC4		SCL1	
7	PB[6]		PCINT6				XTAL1/TOSC1					
8	PB[7]		PCINT7				XTAL2/TOSC2					
9	PD[5]		PCINT21		X5	Y13		ОСОВ	T1			
10	PD[6]		PCINT22	AIN0	X6	Y14		OC0A				
11	PD[7]		PCINT23	AIN1	X7	Y15						
12	PB[0]		PCINT0		X10	Y18	CLKO	ICP1				
13	PB[1]		PCINT1		X11	Y19		OC1A				
14	PB[2]		PCINT2		X12	Y20		OC1B				SS0
15	PB[3]		PCINT3		X13	Y21		OC2A		TXD1		MOSI0
16	PB[4]		PCINT4		X14	Y22				RXD1		MISO0
17	PB[5]		PCINT5		X15	Y23				XCK0		SCK0
18	AVCC											
19	PE[2]		PCINT26	ADC6		Y6		ICP3				SS1
20	AREF											
21	GND											
22	PE[3]		PCINT27	ADC7		Y7		Т3				MOSI1
23	PC[0]		PCINT8	ADC0		Y0						MISO1
24	PC[1]		PCINT9	ADC1		Y1						SCK1
25	PC[2]		PCINT10	ADC2		Y2						
26	PC[3]		PCINT11	ADC3		Y3						
27	PC[4]		PCINT12	ADC4		Y4					SDA0	
28	PC[5]		PCINT13	ADC5		Y5					SCL0	
29	PC[6]/RESET		PCINT14									
30	PD[0]		PCINT16		X0	Y8		ОСЗА		RXD0		
31	PD[1]		PCINT17		X1	Y9			OC4A	TXD0		
32	PD[2]	INT0	PCINT18		X2	Y10		ОС3В	OC4B			



7. Resources

A comprehensive set of development tools, application notes, and datasheets are available for download on http://www.atmel.com/avr.



8. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



9. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Confirm with the C compiler documentation for more details.

For I/O Registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".



10. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
(0xFF)	Reserved	_	-	-	-	_	_	-	_
(0xFE)	Reserved	_	_	-	-	-	_	-	_
(0xFD)	Reserved	_	_	-	_	_	_	_	_
(0xFC)	Reserved	_	_	-	-	_	_	-	_
(0xFB)	Reserved	_	_	-	-	_	_	-	_
(0xFA)	Reserved	_	_	-	-	-	_	-	_
(0xF9)	Reserved	_	_	-	-	-	_	-	_
(0xF8)	Reserved	_	_	-	-	-	_	-	_
(0xF7)	Reserved	_	_	-	_	_	_	_	_
(0xF6)	Reserved	_	-	-	-	-	_	_	_
(0xF5)	Reserved	_	-	-	-	-	_	_	_
(0xF4)	Reserved	_	-	-	-	-	_	_	_
(0xF3)	Reserved	_	-	-	-	-	_	_	_
(0xF2)	Reserved	_	-	-	-	-	_	_	_
(0xF1)	Reserved	_	_	-	_	_	_	_	_
(0xF0)	Reserved	_	_	-	_	_	_	_	_
(0xEF)	Reserved	_	-	-	_	_	_	_	_
(0xEE)	Reserved	_	_	_	_	_	_	_	_
(0xED)	Reserved	_	_	_	_	_	_	_	_
(0xEC)	Reserved	_	_	_	_	_	_	_	_
(0xEB)	Reserved	_	_	_	_	_	_	_	_
(0xEA)	Reserved	_	_	_	_	_	_	_	_
(0xE9)	Reserved	_	_	_	_	_	_	_	_
(0xE8)	Reserved	_	_	_	_	_	_	_	_
(0xE7)	Reserved	_	_	_	_	_	_	_	_
(0xE6)	Reserved	_	_	_	_	_	_	_	_
(0xE5)	Reserved	_	_	_	_	_	_	_	_
(0xE4)	Reserved	_	_	_	_	_	_	_	_
(0xE3)	Reserved	_	_	_	_	_	_	_	_
(0xE2)	Reserved	_	_	_	_	_	_	_	_
(0xE1)	Reserved	_	_	_	_	_	_	_	_
(0xE0)	Reserved	_	_	_	_	_	_	_	_
(0xDF)	Reserved	_	_	_	_	_	_	_	_
(0xDE)	Reserved	_	_	_	_	_	_	_	_
(0xDD)	TWAMR1	TWAM16	TWAM15	TWAM14	TWAM13	TWAM12	TWAM11	TWAM10	_
(0xDC)	TWCR1	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	_	TWIE
(0xDB)	TWDR1	TWD7	TWD6	TWD5	TWD4	TWD3	TWD2	TWD1	TWD0
(0xDA)	TWAR1	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE
(0xD9)	TWSR1	TWS7	TWS6	TWS5	TWS4	TWS3	_	TWPS1	TWPS0
(0xD8)	TWBR1	TWBR7	TWBR6	TWBR5	TWBR4	TWBR3	TWBR2	TWBR1	TWBR0
(0xD7)	Reserved	-	-	-	-	-	-	-	-
(0xD6)	Reserved	_	_	_	_	_	_	_	_
(0xD5)	Reserved	_	_	_	_	_	_	_	_
(0xD4)	Reserved	_	_	_	_	_	_	_	_



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
(0xD3)	Reserved	-	-	_	-	-	_	_	-	
(0xD2)	Reserved	_	_	_	_	_	_	_	_	
(0xD1)	Reserved	-	-	-	-	_	-	-	_	
(0xD0)	Reserved	-	-	-	-	-	_	-	_	
(0xCF)	Reserved	_	_	_	_	_	_	_	_	
(0xCE)	UDR1				USART I/O	Data Register 1				
(0xCD)	UBBR1H				USART Baud R	ate Register 1 H	igh			
(0xCC)	UBBR1L		USART Baud Rate Register 1 Low							
(0xCB)	UCSR1D	RXIE	RXS	SFDE	_	_	_	_	_	
(0xCA)	UCSR1C	UMSEL11	UMSEL10	UPM11	UPM10	USBS1	UCSZ11 / UDORD1	UCSZ10 / UCPHA1	UCPOL1	
(0xC9)	UCSR1B	RXCIE1	TXCIE1	UDRIE0	RXEN1	TXEN1	UCSZ12	RXB80	TXB80	
(0xC8)	UCSR1A	RXC1	TXC1	UDRE1	FE0	DOR1	UPE1	U2X1	MPCM1	
(0xC7)	Reserved	-	_	_	_	-	_	_	_	
(0xC6)	UDR0				USART I/O	Data Register 0				
(0xC5)	UBBR0H				USART Baud R	ate Register 0 H	igh			
(0xC4)	UBBR0L				USART Baud R	ate Register 0 L	ow			
(0xC3)	UCSR0D	RXSIE	RXS	SFDE	-	_	_	_	-	
(0xC2)	UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01 / UDORD0	UCSZ00 / UCPHA0	UCPOL0	
(0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	
(0xC0)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	
(0xBF)	Reserved	_	_	_	_	_	_	_	_	
(0xBE)	Reserved	_	_	_	_	_	_	_	_	
(0xBD)	TWAMR0	TWAM06	TWAM05	TWAM04	TWAM03	TWAM02	TWAM01	TWAM00	_	
(0xBC)	TWCR0	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	_	TWIE	
(0xBB)	TWDR0				2-wire Serial Inte	erface Data Regi	ster			
(0xBA)	TWAR0	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	
(0xB9)	TWSR0	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	
(0xB8)	TWBR0			2	-wire Serial Interf	face Bit Rate Re	gister	ī		
(0xB7)	Reserved	-	-	-	-	_	-	-		
(0xB6)	ASSR	_	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	
(0xB5)	Reserved	-	_	_	-	_	_	-	-	
(0xB4)	OCR2B				er/Counter2 Outp	· ·				
(0xB3)	OCR2A			Tim	er/Counter2 Outp	•	gister A			
(0xB2)	TCNT2	50004			Timer/Co	unter2 (8-bit)	2000	0004	0000	
(0xB1)	TCCR2B	FOC2A	FOC2B	-	- COMODO	WGM22	CS22	CS21	CS20	
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	_	_	WGM21	WGM20	
(0xAF)	Reserved	_	_	-			_	_	_	
(0xAE)	SPDR1	SDIE1	WCOL1		SPI Data	a Register 1			CDION	
(0xAD)	SPSR1 SPCR1	SPIF1 SPIE1	SPE1	DORD1	MQTD1	CPOL1	CPHA1	CDD1	SPI2X SPR0	
(0xAC)	OCR4BH	SPIET	SEI		MSTR1			SPR1	SFRU	
(0xAB) (0xAA)	OCR4BH OCR4BL				unter4 - Output C					
(0xAA) (0xA9)	OCR4BL OCR4AH		Timer/Counter4 - Output Compare Register B Low Byte Timer/Counter4 - Output Compare Register A High Byte							
(0xA9) (0xA8)	OCR4AL				unter4 - Output C					
(0xA3) (0xA7)	ICR4H				Counter4 - Input (· · ·	-			
(UXA/)	ICK4H			ı imer/o	Journer4 - Input (Capture Register	підп вуте			



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
(0xA6)	ICR4L			Timer/	Counter4 - Input	Capture Registe	r Low Byte		
(0xA5)	Reserved	_	_	_	_	_	_	_	_
(0xA4)	Reserved	_	_	_	_	_	_	_	_
(0xA3)	Reserved	_	_	_	_	_	_	_	_
(0xA2)	TCCR4C	FOC4A	FOC4B	_	_	_	_	_	_
(0xA1)	TCCR4B	ICNC4	ICES4	-	WGM43	WGM42	CS42	CS41	CS40
(0xA0)	TCCR4A	COM4A1	COM4A0	COM4B1	COM4B0	-	_	WGM11	WGM10
(0x9F)	Reserved	_	_	_	_	_	_	_	_
(0x9E)	Reserved	_	-	_	_	_	_	_	_
(0x9D)	Reserved	_	_	_	-	-	_	-	_
(0x9C)	Reserved	_	_	_	_	_	_	-	_
(0x9B)	OCR3BH			Timer/Co	unter3 - Output C	ompare Registe	r B High Byte		
(0x9A)	OCR3BL			Timer/Co	unter3 - Output C	Compare Registe	er B Low Byte		
(0x99)	OCR3AH			Timer/Co	unter3 - Output C	Compare Registe	r A High Byte		
(0x98)	OCR3AL			Timer/Co	unter3 - Output C	Compare Registe	er A Low Byte		
(0x97)	ICR3H			Timer/0	Counter3 - Input (Capture Register	r High Byte		
(0x96)	ICR3L			Timer/	Counter3 - Input	Capture Registe	r Low Byte		
(0x95)	TCNT3H			Time	er/Counter3 - Cou	unter Register H	igh Byte		
(0x94)	TCNT3L			Tim	er/Counter3 - Co	unter Register L	ow Byte		
(0x93)	Reserved	_	_	-	-	_	-	-	_
(0x92)	TCCR3C	FOC3A	FOC3B	-	-	_	-	-	_
(0x91)	TCCR3B	ICNC3	ICES3	_	WGM33	WGM12	CS32	CS31	CS30
(0x90)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	-	_	WGM31	WGM30
(0x8F)	Reserved	_	-	_	-	_	-	-	_
(0x8E)	Reserved	_	-	_	-	-	-	-	-
(0x8D)	Reserved	_		-	-	_	_	-	_
(0x8C)	Reserved	_		_	-	_	_	-	_
(0x8B)	OCR1BH				unter1 - Output C				
(0x8A)	OCR1BL				unter1 - Output C	· ·	•		
(0x89)	OCR1AH				unter1 - Output C				
(0x88)	OCR1AL				unter1 - Output C		-		
(0x87)	ICR1H				Counter1 - Input (-			
(0x86)	ICR1L				Counter1 - Input		•		
(0x85)	TCNT1H TCNT1L				er/Counter1 - Cou		· ,		
(0x84)					er/Counter1 - Co	_			
(0x83)	Reserved	- EOC1A	FOC1B	_	-	_	_	_	-
(0x82) (0x81)	TCCR1C TCCR1B	FOC1A ICNC1	ICES1	_	WGM13	- WGM12	- CS12	- CS11	- CS10
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	- WOW12	-	WGM11	WGM10
(0x7F)	DIDR1	- COMIAI	-	- CONTIBI	- COM1B0	_	_	AIN1D	AIN0D
(0x7F)	DIDR1	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D
(0x7L)	Reserved	-	-	-	-	-	-	-	-
(0x7D) (0x7C)	ADMUX	REFS1	REFS0	ADLAR	_	MUX3	MUX2	MUX1	MUX0
(0x7B)	ADCSRB	-	ACME	-	_	_	ADTS2	ADTS1	ADTS0
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0
(0x71)	ADCH			<u>-</u>		egister High byte			
(0x78)	ADCL					egister Low byte			
(0/10)	/ IDOL				ADO Dala N	og.sici Low byle			



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
(0x77)	Reserved	_	-	-	-	-	-	-	-
(0x76)	Reserved	_	_	_	_	_	_	_	_
(0x75)	Reserved	_	_	_	_	_	_	_	_
(0x74)	Reserved	_	_	_	_	_	_	_	_
(0x73)	Reserved	_	_	_	_	_	_	_	_
(0x72)	TIMSK4	_	_	_	_	_	_	_	_
(0x71)	TIMSK3	_	_	_	_	_	_	_	_
(0x70)	TIMSK2	_	_	_	_	_	OCIE2B	OCIE2A	TOIE2
(0x6F)	TIMSK1	_	_	ICIE1	_	_	OCIE1B	OCIE1A	TOIE1
(0x6E)	TIMSK0	_	_	_	_	_	OCIE0B	OCIE0A	TOIE0
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0
(0x6A)	Reserved	_	_	_	_	_	-	_	_
(0x69)	EICRA	_	_	-	-	ISC11	ISC10	ISC01	ISC00
(0x68)	PCICR	_	_	_	_	_	PCIE2	PCIE1	PCIE0
(0x67)	Reserved	_	_	-	-	_	_	-	-
(0x66)	OSCCAL				Oscillator Cal	ibration Register			
(0x65)	PRR1	_	_	PRTWI1	PRPTC	PRTIM4	PRSPI1	-	PRTIM3
(0x64)	PRR0	PRTWI	PRTIM2	PRTIM0	PRUSART1	PRTIM1	PRSPI	PRUSART0	PRADC
(0x63)	Reserved	_	-	-	_	-	_	_	-
(0x62)	CFDCSR(XFDCSR)	_	_	_	_	_	_	XFDIF	XFDIE
(0x61)	CLKPR	CLKPCE	_	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0
0x3F (0x5F)	SREG	I	Т	Н	S	V	N	Z	С
0x3E (0x5E)	SPH	_	_	-	_	_	SP10	SP9	SP8
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
0x3C (0x5C)	Reserved	_	_	_	_	_	_	_	_
0x3B (0x5B)	Reserved	_	_	_	-	-	-	-	_
0x3A (0x5A)	Reserved	_	_	_	-	-	_	_	_
0x39 (0x59)	Reserved	_	_	_	-	-	_	_	_
0x38 (0x58)	Reserved	-	-	-	-	-	-	-	-
0x37 (0x57)	SPMCSR	SPMIE	(RWWSB)4.	SIGRD	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN
0x36 (0x56)	Reserved	_	-	-	-	-	-	-	-
0x35 (0x55)	MCUCR	_	BODS	BODSE	PUD	_	_	IVSEL	IVCE
0x34 (0x54)	MCUSR	_	_	-	-	WDRF	BORF	EXTRF	PORF
0x33 (0x53)	SMCR	_	_	_	-	SM2	SM1	SM0	SE
0x32 (0x52)	Reserved	_	_	_	_	_	_	_	_
0x31 (0x51)	Reserved	_	_	-	-	_	_	-	-
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0
0x2F (0x4F)	ACSR0	_	_	_	_	_	_	_	ACOE
0x2E (0x4E)	SPDR				SPI Da	ta Register			
0x2D (0x4D)		SPIF	WCOL	_	_	_	_	_	SPI2X
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0
0x2B (0x4B)	GPIOR2	General Purpose I/O Register 2							
0x2A (0x4A)	GPIOR1				General Purpo	ose I/O Register	1		
0x29 (0x49)	Reserved	_	_	_	_	_	_	_	-




Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x28 (0x48)	OCR0B			Tim	er/Counter0 Out	out Compare Re	gister B		
0x27 (0x47)	OCR0A			Tim	er/Counter0 Outp	out Compare Re	gister A		
0x26 (0x46)	TCNT0				Timer/Co	unter0 (8-bit)			
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	_	_	WGM02	CS02	CS01	CS00
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	СОМ0В0	-	_	WGM01	WGM00
0x23 (0x43)	GTCCR	TSM	-	_	_	-	_	PSRASY	PSRSYNC
0x22 (0x42)	EEARH			E	EPROM Addres	s Register High	Byte		
0x21 (0x41)	EEARL			[EEPROM Addres	s Register Low	Byte		
0x20 (0x40)	EEDR				EEPROM	Data Register			
0x1F (0x3F)	EECR	-	_	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE
0x1E (0x3E)	GPIOR0				General Purpo	se I/O Register	0		
0x1D (0x3D)	EIMSK	-	_	_	_	_	_	INT1	INT0
0x1C (0x3C)	EIFR	-	_	_	_	_	_	INTF1	INTF0
0x1B (0x3B)	PCIFR	-	_	_	_	PCIF3	PCIF2	PCIF1	PCIF0
0x1A (0x3A)	Reserved	-	_	_	_	_	_	_	_
0x19 (0x39)	TIFR4	-	_	ICF4	_	_	OCF4B	OCF4A	TOV4
0x18 (0x38)	TIFR3	-	_	ICF3	_	_	OCF3B	OCF3A	TOV3
0x17 (0x37)	TIFR2	-	_	_	_	_	OCF2B	OCF2A	TOV2
0x16 (0x36)	TIFR1	-	_	ICF1	_	_	OCF1B	OCF1A	TOV1
0x15 (0x35)	TIFR0	-	_	_	_	_	OCF0B	OCF0A	TOV0
0x14 (0x34)	PTIFR	-	_	_	_	_	_	_	_
0x13 (0x33)	Reserved	-	_	_	_	_	_	_	_
0x12 (0x32)	Reserved	-	_	_	_	_	_	_	_
0x11 (0x31)	Reserved	-	-	_	_	-	_	-	_
0x10 (0x30)	Reserved	-	-	_	_	-	_	-	_
0x0F (0x2F)	Reserved	-	_	_	_	_	_	_	_
0x0E (0x2E)	PORTE	-	-	_	_	PORTE3	PORTE2	PORTE1	PORTE0
0x0D (0x2D)	DDRE	-	-	_	_	DDRE3	DDRE2	DDRE1	DDRE0
0x0C (0x2C)	PINE	-	-	_	_	PINE3	PINE2	PINE1	PINE0
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0
0x08 (0x28)	PORTC	_	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0
0x07 (0x27)	DDRC	_	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0
0x06 (0x26)	PINC	_	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0
0x02 (0x22)	Reserved	_	-	_	_	_	_	_	_
0x01 (0x21)	Reserved	-	-	_	_	_	_	-	_
0x0 (0x20)	Reserved	-	_	_	-	-	_	-	-



Packaging Information 11.

11.1. 32A





COMMON DIMENSIONS

(Unit of measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	-	-	1.20	
A1	0.05	-	0.15	
A2	0.95	1.00	1.05	
D	8.75	9.00	9.25	
D1	6.90	7.00	7.10	Note 2
Е	8.75	9.00	9.25	
E1	6.90	7.00	7.10	Note 2
В	0.30	-	0.45	
С	0.09	-	0.20	
L	0.45	_	0.75	
e		0.80 TYP		


- 1. This package conforms to JEDEC reference MS-026, Variation ABA.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum $\,$ plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10mm maximum.

20	10	- 1	$^{\circ}$	20	
711	111	_ 1	().	-20	

	TITLE	DRAWING NO.	REV.
Atmel	32A , 32-lead, 7 x 7mm body size, 1.0mm body thickness, 0.8mm lead pitch, thin profile plastic quad flat package (TQFP)	32A	С



11.2. 32MS1



0.08C

SIDE VIEW

COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	TYP	MAX	NOTE
А	0.80	-	0.90	
A1	0.00	-	0.05	
A3		0.20 REF		
b	0.18	0.25	0.30	2
D	4.90	5.00	5.10	
D2	3.00	3.10	3.20	
Е	4.90	5.00	5.10	
E2	3.00	3.10	3.20	
е	-	0.50	-	
L	0.30	0.40	0.50	
К	0.20	-	-	

12/4/13

NOTE:

- 1. Refer to JEDEC Drawing MO-220, Variation VHHD-2 (Figure 1/Saw Singulation)
- Dimension "b" applies to metalized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimensions should not be measured in that radius area.

Atmel

Package Drawing Contact: packagedrawings@atmel.com

TITLE

32MS1, 32-pad 5.0x5.0x0.9 mm Body, 0.50mm pitch, 3.1x3.1 mm Exposed pad, Saw Singulated Thermally Enhanced Plastic Very-thin Fine pitch, Quad Flat No Lead package (VFOFN)

		12/ 1/ 10
GPC	DRAWING NO.	REV.
ZMF	32MS1	Α



12. Errata

12.1. Rev. A

No known Errata.

12.2. Rev. B

Description:

If Chip Erase is performed at low supply voltage (VCC<3V), a flash read performed immediately after the chip erase (within 500ms) may show wrong results.

Workaround:

If chip erase is executed at a low voltage, wait for 500ms before reading the flash contents.

12.3. Rev. C

No known Errata.



13. Revision History

Doc Rev.	Date	Comments
42397C	10/2015	 Features: Added Unique Serial ID. Updated Power-down, Power save and removed the related note Updated the Block Diagram on page 7 Updated the Pin Configurations on page 8 Removed the Electrical Specifications from the Configuration Summary Updated the I/O Multiplexing section Removed Capacitive Touch Sensing section Updated the Low Power Crystal Oscillator Operating Modes and associated notes Updated 128kHz Internal Oscillator section Updated Operations section in CFD - Clock Failure Detection mechanism Updated Reset and Interrupt Vectors in ATmega328PBB Updated Alternate Port Function section Removed the note below Input Capture Unit Block Diagram for TCn Updated Figure Compare Match Output Unit, Schematic Updated Figure Output Compare Modulator, Schematic Updated Figure Output Compare Modulator, Timing Diagram Updated Input Channel Selection Updated Signature Row Addressing
42397B	09/2015	 Revised the Pin Diagram Included new registers for Timer/Counter 3 and 4 Updated Register Summary
42397A	07/2015	Initial document release.















Atmel Corporation

1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2015 Atmel Corporation. / Rev.: Atmel-42397C-8-bit AVR-ATmega328PB_Datasheet_Summary-10/2015

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, AVR, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. IKEA Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.