ECE 375 Homework 4

Computer Organization and Assembly Language Programming

Winter Term 2018

Jeremy Fischer

1 Homework Questions

The following questions are based on the enhanced AVR datapath (see Figures 8.24 and 8.26 in the text). The microoperation for the Fetch cycle is shown below.

Sta	age	Micro-operations			
I	F	$IR \leftarrow M[PC], PC \leftarrow PC + 1, NPC \leftarrow PC + 1, RAR \leftarrow PC + 1$			

- 1. Consider the implementation of the $CLR\ Rd$ (Clear Register) instruction on the enhanced AVR datapath.
 - a List and explain the sequence of microoperations required to implement *CLR Rd*. Note that this instruction takes a single execute cycle (EX).
 - b List and explain the control signals and the Register Address Logic (RAL) output for the *CLR Rd* instruction. Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

Answer:

 $Rd \leftarrow Rd \oplus Rd$

Simply EOR the source register, Rd, with itself.

- MA = 1 due to Rd duplicate coming from the || operator.
- $ALU_f = 1010$ for EOR
- RF_wB = 1 due to writing to wB (Rd)
- DM_w = 0 to disallow writing to Data Memory

CLR			
IF	EX		
0	X		
0	X		
0	X		
1	X		
1	0		
0	0		
0	0		
1	X		
0	0		
X	X		
X	1		
X	0		
XXXX	1010		
XX	00		
0	0		
0	1		
X	Х		
X	Х		
X	х		
0	0		
X	x		
X	X		
XX	XX		
	l		
X	X		
	X X		
	IF 0 0 0 1 1 0 0 1 0 x x x x x x x x x x x		

CLR			
RAL output	EX		
wA	X		
wB	Rd		
rA	X		
rB	Rd		

- 2. Consider the implementation of the $STD\ Y+q$, Rr (Store Indirect with Displacement) instruction on the enhanced AVR datapath.
 - a List and explain the sequence of microoperations required to implement STD Y+q, Rr. Note that this instruction takes two execute cycles (EX1 and EX2).
 - b List and explain the control signals and the Register Address Logic (RAL) output for the $STD\ Y+q,\ Rr$ instruction.

Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

Answer:

First cycle: Get the address to store Rr, (Y+q)

Second cycle: then store Rr there.

$$DMAR \leftarrow AR + q$$
$$M[DMAR] \leftarrow Rr$$

- In the first execution cycle we only need to get YH:YL and then add it to q inside of the Address Adder and output the result to DMAR.
- In the second cycle we only need to read Rr, and store it in M[DMAR].
- You can see the above take place in the RAL table and EX1/EX2 columns in the control signals table.

STD Y+q, Rr					
Control Signals	IF	EX1	EX2		
MJ	0	X	X		
MK	0	X	X		
ML	0	X	X		
IR_en	1	0	X		
PC_en	1	0	0		
PCh_en	0	0	0		
PCI_en	0	0	0		
NPC_en	1	X	X		
SP_en	0	0	0		
DEMUX	X	X	X		
MA	X	X	X		
MB	X	X	X		
ALU_f	XXXX	XXXX	XXXX		
MC	XX	XX	XX		
RF_wA	0	0	0		
RF_wB	0	0	0		
MD					
	X	X	1		
ME	X	X X	1 1		
ME DM_r			1 0		
ME DM_r DM_w	X	X	1		
ME DM_r DM_w MF	X X	x x 0 1	1 0		
ME DM_r DM_w MF MG	x x 0	x x 0	1 0 1		
ME DM_r DM_w MF MG Adder_f	x x 0 x	x x 0 1	1 0 1 x		
ME DM_r DM_w MF MG Adder_f Inc_Dec	x x 0 x x	x x 0 1 1 00 x	1 0 1 x		
ME DM_r DM_w MF MG Adder_f	x x 0 x x x x x x x x x x x x x x x x x	x x 0 1 1 00	1 0 1 x x		

STD Y+q, Rr			
EX1	EX2		
X	X		
X	X		
YH	Rr		
YL	X		
	EX1 x x YH		

- 3. Consider the implementation of the RCALL k (Relative Call to Subroutine) instruction on the enhanced AVR datapath.
 - a List and explain the sequence of microoperations required to implement $RCALL\ k$. Note that this instruction takes two execute cycles (EX1 and EX2).
 - b List and explain the control signals and the Register Address Logic (RAL) output for the $RCALL\ k$ instruction

Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

Answer:

First cycle: RAR gets PC + 1, PC points to (PC + k)

Second cycle: Jump to (PC + k)

 $NPC \leftarrow M[PC], RAR \leftarrow PC + 1, M[SP] \leftarrow RARL, SP \leftarrow SP - 1$

 $PC \leftarrow NPC, M[SP] \leftarrow RARL, SP \leftarrow SP - 1$

RCALL					
Control Signals	IF	EX1	EX2		
MJ	0	0	1		
MK	0	0	X		
ML	0	0	0		
IR_en	1	1	X		
PC_en	1	1	X		
PCh_en	0	0	0		
PCI_en	0	0	0		
NPC_en	1	1	0		
SP_en	0	1	1		
DEMUX	X	X	X		
MA	X	X	X		
MB	X	X	X		
ALU_f	XXXX	XXXX	XXXX		
MC	XX	XX	XX		
RF_wA	0	0	0		
RF_wB	0	0	0		
MD	X	0	0		
ME	X	0	0		
DM_r	X	X	X		
DM_w	0	1	1		
MF	X	0	X		
MG	X	0	Х		
Adder_f	XX	00	XX		
Inc_Dec	X	1	1		
MH	X	X	х		
MI	X	0	1		

RCALL				
RAL output	EX1	EX2		
wA	X	X		
wB	X	X		
rA	X	X		
rB	X	X		

- 4. Consider the implementation of the LPM R16, Z+ (Load Program Memory) instruction on the enhanced AVR datapath.
 - a List and explain the sequence of microoperations required to implement LPM R16, Z+. Note that this instruction takes three execute cycles (EX1, EX2, and EX3).
 - b List and explain the control signals and the Register Address Logic (RAL) output for the LPM instruction. Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

Answer:

```
\begin{aligned} & \text{PMAR} \leftarrow \text{Z, PC} \leftarrow \text{PC} + 1 \\ & \text{MDR} \leftarrow \text{PM}[\text{PMAR}], \, \text{ZH:ZL} \leftarrow (\text{ZH:ZL}) + 1 \\ & \text{R16} \leftarrow \text{MDR} \end{aligned}
```

First cycle: Read the address in ZH:ZL., PC = PC + 1

After the first cycle PMAR will have ZH:ZL

Second cycle: MDR \leftarrow PM[ZH:ZL], Z \leftarrow Z + 1

After the second cycle MDR will have PM[Z], and Z will have been incremented and stored.

Third cycle: R16 \leftarrow MDR

After the third cycle R16 will have the value of MDR

- First cycle MUXL must be done to read ZH:ZL from PMAR
- Second cycle MUXC must be 01 to inB will be reading ZL from the address adder
- Third cycle MUXC must be 10 to so in B will be MDR

LPM					
Control Signals	IF	EX1	EX2	EX3	
MJ	0	X	X	X	
MK	0	X	X	X	
ML	0	X	1	X	
IR_en	1	0	0	X	
PC_en	1	0	0	0	
PCh_en	0	0	0	0	
PCI_en	0	0	0	0	
NPC_en	1	X	X	X	
SP_en	0	0	0	0	
DEMUX	X	X	X	X	
MA	X	X	X	X	
MB	X	X	X	X	
ALU_f	XXXX	XXXX	XXXX	XXXX	
MC	7777	XX	01	10	
	XX	AA		10	
RF_wA	0	0	1	0	
RF_wA RF_wB					
RF_wA RF_wB MD	0	0	1	0	
RF_wA RF_wB MD ME	0	0	1 1	0	
RF_wA RF_wB MD ME DM_r	0 0 x	0 0 x	1 1 x	0 1 x	
RF_wA RF_wB MD ME DM_r DM_w	0 0 x x	0 0 x x	1 1 x	0 1 x x	
RF_wA RF_wB MD ME DM_r DM_w MF	0 0 x x x	0 0 x x x x 0	1 1 x x x x x 0 x	0 1 x x x	
RF_wA RF_wB MD ME DM_r DM_w MF	0 0 x x x 0	0 0 x x x x 0 x	1 1 x x x x x 0 x 1	0 1 x x x	
RF_wA RF_wB MD ME DM_r DM_w MF Adder_f	0 0 x x x x 0 x	0 0 x x x x 0	1 1 x x x x x 0 x	0 1 x x x x 0 x	
RF_wA RF_wB MD ME DM_r DM_w MF MG Adder_f Inc_Dec	0 0 x x x x 0 x	0 0 x x x 0 x 1 11	1 1 x x x x x 0 x 1	0 1 x x x x 0 x	
RF_wA RF_wB MD ME DM_r DM_w MF Adder_f	0 0 x x x x 0 x	0 0 x x x 0 x 1	1 1 x x x x 0 x 1	0 1 x x x x 0 x x	

LPM				
RAL output	EX1	EX2	EX3	
wA	X	ZH	X	
wB	X	ZL	R16	
rA	ZH	ZH	X	
rB	ZL	ZL	X	