

# PC16550D Universal Asynchronous Receiver/Transmitter with FIFOs†

## **General Description**

The PC16550D is an improved version of the original 16450 Universal Asynchronous Receiver/Transmitter (UART). Functionally identical to the 16450 on powerup (CHARACTER mode)\* the PC16550D can be put into an alternate mode (FIFO mode) to relieve the CPU of excessive software overhead.

In this mode internal FIFOs are activated allowing 16 bytes (plus 3 bits of error data per byte in the RCVR FIFO) to be stored in both receive and transmit modes. All the logic is on chip to minimize system overhead and maximize system efficiency. Two pin functions have been changed to allow signalling of DMA transfers.

The UART performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt).

The UART includes a programmable baud rate generator that is capable of dividing the timing reference clock input by divisors of 1 to (2^{16}-1), and producing a 16  $\times$  clock for driving the internal transmitter logic. Provisions are also included to use this 16  $\times$  clock to drive the receiver logic. The UART has complete MODEM-control capability, and a processor-interrupt system. Interrupts can be programmed to the user's requirements, minimizing the computing required to handle the communications link.

The UART is fabricated using National Semiconductor's advanced M<sup>2</sup>CMOS process.

\*Can also be reset to 16450 Mode under software control.

†Note: This part is patented.


#### **Features**

- Capable of running all existing 16450 software.
- Pin for pin compatible with the existing 16450 except for CSOUT (24) and NC (29). The former CSOUT and NC pins are TXRDY and RXRDY, respectively.
- After reset, all registers are identical to the 16450 register set
- In the FIFO mode transmitter and receiver are each buffered with 16 byte FIFO's to reduce the number of interrrupts presented to the CPU.
- Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from the serial data.
- Holding and shift registers in the 16450 Mode eliminate the need for precise synchronization between the CPU and serial data.
- Independently controlled transmit, receive, line status, and data set interrupts.
- $\blacksquare$  Programmable baud generator divides any input clock by 1 to (2  $^{16}-$  1) and generates the 16  $\times$  clock.
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD).
- Fully programmable serial-interface characteristics:
  - 5-, 6-, 7-, or 8-bit characters
- Even, odd, or no-parity bit generation and detection
- 1-, 11/2-, or 2-stop bit generation
- Baud generation (DC to 1.5M baud).
- False start bit detection.
- Complete status reporting capabilities.
- TRI-STATE® TTL drive for the data and control buses.
- Line break generation and detection.
- Internal diagnostic capabilities:
- Loopback controls for communications link fault isolation

TL/C/8652-1

- Break, parity, overrun, framing error simulation.
- Full prioritized interrupt system controls.

# **Basic Configuration**



TRI-STATE® is a registered trademark of National Semiconductor Corp

# **Table of Contents**

1.0 ABSOLUTE MAXIMUM RATINGS

2.0 DC ELECTRICAL CHARACTERISTICS

3.0 AC ELECTRICAL CHARACTERISTICS

4.0 TIMING WAVEFORMS

**5.0 BLOCK DIAGRAM** 

6.0 PIN DESCRIPTIONS

7.0 CONNECTION DIAGRAMS

8.0 REGISTERS

8.1 Line Control Register

8.2 Typical Clock Circuits

8.0 REGISTERS (Continued)

8.3 Programmable Baud Generator

8.4 Line Status Register

8.5 FIFO Control Register

8.6 Interrupt Identification Register

8.7 Interrupt Enable Register

8.8 Modem Control Register

8.9 Modem Status Register

8.10 Scratchpad Register

8.11 FIFO Interrupt Mode Operation

8.12 FIFO Polled Mode Operation

9.0 TYPICAL APPLICATIONS

# 1.0 Absolute Maximum Ratings

 $\begin{tabular}{lll} Temperature Under Bias & 0°C to <math>+70°C \\ Storage Temperature & -65°C to <math>+150°C \\ \end{tabular}$ 

All Input or Output Voltages

with Respect to  $V_{SS}$  -0.5 V to +7.0 VPower Dissipation 1W Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

# 2.0 DC Electrical Characteristics

 $T_{A}=\,0^{\circ}C$  to  $\,+70^{\circ}C,\,V_{DD}=\,+5V\,\pm10\%,\,V_{SS}=\,0V,$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Max	Units
$V_{ILX}$	Clock Input Low Voltage		-0.5	0.8	V
$V_{IHX}$	Clock Input High Voltage		2.0	$V_{DD}$	V
$V_{IL}$	Input Low Voltage		-0.5	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	$V_{DD}$	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1.6 mA on all (Note 1)		0.4	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -1.0 \text{ mA (Note 1)}$	2.4		V
I <sub>CC</sub> (AV)	Average Power Supply Current	$V_{DD}=5.5V, T_A=25^{\circ}C$ No Loads on output SIN, DSR, DCD, CTS, RI=2.0V All other inputs = 0.8V		15	mA
I <sub>IL</sub>	Input Leakage	$V_{DD} = 5.5V, V_{SS} = 0V$		±10	μΑ
I <sub>CL</sub>	Clock Leakage	All other pins floating. $V_{IN} = 0V, 5.5V$		±10	μΑ
l <sub>OZ</sub>	TRI-STATE Leakage	V <sub>DD</sub> = 5.5V, V <sub>SS</sub> = 0V V <sub>OUT</sub> = 0V, 5.25V 1) Chip deselected 2) WRITE mode, chip selected		±20	μΑ
V <sub>ILMR</sub>	MR Schmitt V <sub>IL</sub>			0.8	V
V <sub>IHMR</sub>	MR Schmitt V <sub>IH</sub>		2.0		V

Note 1: Does not apply to XOUT

# **Capacitance** $T_A = 25^{\circ}C$ , $V_{DD} = V_{SS} = 0V$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
C <sub>XIN</sub>	Clock Input Capacitance			7	9	pF
C <sub>XOUT</sub>	Clock Output Capacitance	f <sub>c</sub> = 1 MHz Unmeasured pins		7	9	pF
C <sub>IN</sub>	Input Capacitance	returned to V <sub>SS</sub>		5	7	pF
C <sub>OUT</sub>	Output Capacitance			6	8	pF
C <sub>I/O</sub>	Input/Output Capacitance			10	12	pF

Symbol	Parameter	Conditions	Min	Max	Units
t <sub>ADS</sub>	Address Strobe Width		60		ns
t <sub>AH</sub>	Address Hold Time		0		ns
t <sub>AR</sub>	RD, RD Delay from Address	(Note 1)	30		ns
t <sub>AS</sub>	Address Setup Time		60		ns
t <sub>AW</sub>	WR, WR Delay from Address	(Note 1)	30		ns
t <sub>CH</sub>	Chip Select Hold Time		0		ns
t <sub>CS</sub>	Chip Select Setup Time		60		ns
t <sub>CSR</sub>	RD, RD Delay from Chip Select	(Note 1)	30		ns
tcsw	WR, WR Delay from Select	(Note 1)	30		ns
t <sub>DH</sub>	Data Hold Time		30		ns
t <sub>DS</sub>	Data Setup Time		30		ns
t <sub>HZ</sub>	RD, RD to Floating Data Delay	@100 pF loading (Note 3)	0	100	ns
t <sub>MR</sub>	Master Reset Pulse Width		5000		ns
t <sub>RA</sub>	Address Hold Time from RD, RD	(Note 1)	20		ns
t <sub>RC</sub>	Read Cycle Delay		125		ns
t <sub>RCS</sub>	Chip Select Hold Time from RD, RD	(Note 1)	20		ns
t <sub>RD</sub>	RD, RD Strobe Width	, ,	125		ns
t <sub>RDD</sub>	RD, RD to Driver Enable/Disable	@100 pF loading (Note 3)		60	ns
t <sub>RVD</sub>	Delay from RD, RD to Data	@100 pF loading		60	ns
t <sub>WA</sub>	Address Hold Time from WR, WR	(Note 1)	20		ns
twc	Write Cycle Delay		150		ns
twcs	Chip Select Hold Time from WR, WR	(Note 1)	20		ns
t <sub>WR</sub>	WR, WR Strobe Width		100		ns
t <sub>XH</sub>	Duration of Clock High Pulse	External Clock (8, Max.)	55		ns
t <sub>XL</sub>	Duration of Clock Low Pulse	External Clock (8, Max.)	55		ns
RC	Read Cycle = $t_{AR} + t_{RD} + t_{RC}$		280		ns
WC	Write Cycle = t <sub>AW</sub> + t <sub>WR</sub> + t <sub>WC</sub>		280		ns
Baud Gene					
N	Baud Divisor		1	2 <sup>16</sup> -1	
t <sub>BHD</sub>	Baud Output Positive Edge Delay	100 pF Load		175	ns
t <sub>BLD</sub>	Baud Output Negative Edge Delay	100 pF Load		175	ns
t <sub>HW</sub>	Baud Output Up Time	f <sub>X</sub> = 8, ÷2, 100 pF Load	75		ns
t <sub>LW</sub>	Baud Output Down Time	f <sub>X</sub> = 8, ÷2, 100 pF Load	100		ns
Receiver					
t <sub>RAI</sub>	Delay from Active Edge of RD to Reset Interrupt			_	ns
t <sub>RINT</sub>	Delay from RD, RD (RD RBR/or RD LSR) to Reset Interrupt	100 pF Load		1000	ns
t <sub>RXI</sub>	Delay from RD RBR to RXRDY Inactive			290	ns
t <sub>SCD</sub>	Delay from RCLK to Sample Time			2000	ns
t <sub>SINT</sub>	Delay from Stop to Set Interrupt	(Note 2)		1	RCL

Note 1: Applicable only when ADS is tied low.

Note 2: In the FIFO mode (FCR0=1) the trigger level interrupts, the receiver data available indication, the active RXRDY indication and the overrun error indication will be delayed 3 RCLKs. Status indicators (PE, FE, BI) will be delayed 3 RCLKs after the first byte has been received. For subsequently received bytes these indicators will be updated immediately after RDRBR goes inactive. Timeout interrupt is delayed 8 RCLKs.

Note 3: Charge and discharge time is determined by  $V_{\mbox{\scriptsize OL}},\,V_{\mbox{\scriptsize OH}}$  and the external loading.

Note 4: These specifications are preliminary.

Symbol	Parameter	Conditions	Min	Max	Units
Transmitter	•				
t <sub>HR</sub>	Delay from WR, WR (WR THR) to Reset Interrupt	100 pF Load		175	ns
t <sub>IR</sub>	Delay from RD, RD (RD IIR) to Reset Interrupt (THRE)	100 pF Load		250	ns
t <sub>IRS</sub>	Delay from Initial INTR Reset to Transmit Start		8	24	BAUDOUT Cycles
t <sub>SI</sub>	Delay from Initial Write to Interrupt	(Note 1)	16	24	BAUDOUT Cycles
t <sub>STI</sub>	Delay from Stop to Interrupt (THRE)	(Note 1)	8	8	BAUDOUT Cycles
t <sub>SXA</sub>	Delay from Start to TXRDY active	100 pF Load		8	BAUDOUT Cycles
t <sub>WXI</sub>	Delay from Write to TXRDY inactive	100 pF Load		195	ns
Modem Cor	ntrol				
t <sub>MDO</sub>	Delay from WR, WR (WR MCR) to Output	100 pF Load		200	ns
t <sub>RIM</sub>	Delay from RD, RD to Reset Interrupt	100 pF Load		250	ns

Note 1: This delay will be lengthened by 1 character time, minus the last stop bit time if the transmitter interrupt delay circuit is active. (See FIFO Interrupt Mode Operation).

100 pF Load

250

Note 2: These specifications are preliminary.

 $t_{\text{SIM}}$ 


# 4.0 Timing Waveforms (All timings are referenced to valid 0 and valid 1)


Delay from MODEM Input to Set Interrupt





Note 1: The 2.4V and 0.4V levels are the voltages that the inputs are driven to during AC testing.

Note 2: The 2.0V and 0.8V levels are the voltages at which the timing tests are made.










# 4.0 Timing Waveforms (Continued)


# Receiver Ready (Pin 29) FCR0 = 1 and FCR3 = 1 (Mode 1)



Note 1: This is the reading of the last byte in the FIFO.

Note 2: If FCR0=1,  $t_{SINT}$ =3 RCLKs.


### Transmitter Ready (Pin 24) FCR0 = 0 or FCR0 = 1 and FCR3 = 0 (Mode 0)




TL/C/8652-14

TL/C/8652-13

## Transmitter Ready (Pin 24) FCR0 = 1 and FCR3 = 1 (Mode 1)



TL/C/8652-15



## 6.0 Pin Descriptions

The following describes the function of all UART pins. Some of these descriptions reference internal circuits.

In the following descriptions, a low represents a logic 0 (0V nominal) and a high represents a logic 1 (+2.4V nominal).

A0, A1, A2, Register Select, Pins 26–28: Address signals connected to these 3 inputs select a UART register for the CPU to read from or write to during data transfer. A table of registers and their addresses is shown below. Note that the state of the Divisor Latch Access Bit (DLAB), which is the most significant bit of the Line Control Register, affects the selection of certain UART registers. The DLAB must be set high by the system software to access the Baud Generator Divisor Latches.

#### Register Addresses

DLAB	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Register
0	0	0	0	Receiver Buffer (read),
				Transmitter Holding
				Register (write)
0	0	0	1	Interrupt Enable
X	0	1	0	Interrupt Identification (read)
X	0	1	0	FIFO Control (write)
X	0	1	1	Line Control
X	1	0	0	MODEM Control
X	1	0	1	Line Status
X	1	1	0	MODEM Status
X	1	1	1	Scratch
1	0	0	0	Divisor Latch
				(least significant byte)
1	0	0	1	Divisor Latch
				(most significant byte)

ADS, Address Strobe, Pin 25: The positive edge of an active Address Strobe (ADS) signal latches the Register Select (A0, A1, A2) and Chip Select (CS0, CS1, CS2) signals.

Note: An active ADS input is required when the Register Select (A0, A1, A2) and Chip Select (CS0, CS1, CS2) signals are not stable for the duration of a read or write operation. If not required, tie the ADS input permanently low.

BAUDOUT, Baud Out, Pin 15: This is the 16 × clock signal from the transmitter section of the UART. The clock rate is equal to the main reference oscillator frequency divided by the specified divisor in the Baud Generator Divisor Latches. The BAUDOUT may also be used for the receiver section by tying this output to the RCLK input of the chip.

CS0, CS1,  $\overline{\text{CS2}}$ , Chip Select, Pins 12–14: When CS0 and CS1 are high and  $\overline{\text{CS2}}$  is low, the chip is selected. This enables communication between the UART and the CPU. The positive edge of an active Address Strobe signal latches the decoded chip select signals, completing chip selection. If  $\overline{\text{ADS}}$  is always low, valid chip selects should stabilize according to the  $t_{\text{CSW}}$  parameter.

 $\overline{\text{CTS}},$  Clear to Send, Pin 36: When low, this indicates that the MODEM or data set is ready to exchange data. The  $\overline{\text{CTS}}$  signal is a MODEM status input whose conditions can be tested by the CPU reading bit 4 (CTS) of the MODEM Status Register. Bit 4 is the complement of the  $\overline{\text{CTS}}$  signal. Bit 0 (DCTS) of the MODEM Status Register indicates whether the  $\overline{\text{CTS}}$  input has changed state since the previous reading of the MODEM Status Register.  $\overline{\text{CTS}}$  has no effect on the Transmitter.

Note: Whenever the CTS bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

 $\mathbf{D_7}$ - $\mathbf{D_0}$ , Data Bus, Pins 1–8: This bus comprises eight TRI-STATE input/output lines. The bus provides bidirectional communications between the UART and the CPU. Data, control words, and status information are transferred via the  $D_7$ - $D_0$  Data Bus.

DCD, Data Carrier Detect, Pin 38: When low, indicates that the data carrier has been detected by the MODEM or data set. The DCD signal is a MODEM status input whose condition can be tested by the CPU reading bit 7 (DCD) of the MODEM Status Register. Bit 7 is the complement of the DCD signal. Bit 3 (DDCD) of the MODEM Status Register indicates whether the DCD input has changed state since the previous reading of the MODEM Status Register. DCD has no effect on the receiver.

Note: Whenever the DCD bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

DDIS.

#### **6.0 Pin Descriptions** (Continued)

OUT 2, Output 2, Pin 31: This user-designated output that can be set to an active low by programming bit 3 (OUT 2) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state. In the XMOS parts this will achieve TTL levels.

**RCLK**, Receiver Clock, Pin 9: This input is the 16  $\times$  baud rate clock for the receiver section of the chip.

RD,  $\overline{RD}$ , Read, Pins 22 and 21: When RD is high or  $\overline{RD}$  is low while the chip is selected, the CPU can read status information or data from the selected UART register.

Note: Only an active RD or RD input is required to transfer data from the UART during a read operation. Therefore, tie either the RD input permanently low or the RD input permanently high, when it is not used.

 $\overline{
m RI}$ , Ring Indicator, Pin 39: When low, this indicates that a telephone ringing signal has been received by the MODEM or data set. The  $\overline{
m RI}$  signal is a MODEM status input whose condition can be tested by the CPU reading bit 6 (RI) of the MODEM Status Register. Bit 6 is the complement of the  $\overline{
m RI}$  signal. Bit 2 (TERI) of the MODEM Status Register indicates whether the  $\overline{
m RI}$  input **signal** has changed from a low to a high state since the previous reading of the MODEM Status Register.

Note: Whenever the RI bit of the MODEM Status Register changes from a high to a low state, an interrupt is generated if the MODEM Status Interrupt is enabled.

RTS, Request to Send, Pin 32: When low, this informs the MODEM or data set that the UART is ready to exchange data. The RTS output signal can be set to an active low by programming bit 1 (RTS) of the MODEM Control Register. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state.

**SIN**, Serial Input, Pin 10: Serial data input from the communications link (peripheral device, MODEM, or data set).

**SOUT,** Serial Output, Pin 11: Composite serial data output to the communications link (peripheral, MODEM or data set). The SOUT signal is set to the Marking (logic 1) state upon a Master Reset operation.

TXRDY, RXRDY, Pins 24, 29: Transmitter and Receiver DMA signalling is available through two pins (24 and 29). When operating in the FIFO mode, one of two types of DMA signalling per pin can be selected via FCR3. When operating as in the 16450 Mode, only DMA mode 0 is allowed. Mode 0 supports single transfer DMA where a transfer is made between CPU bus cycles. Mode 1 supports multi-transfer DMA where multiple transfers are made continuously until the RCVR FIFO has been emptied or the XMIT FIFO has been filled.

RXRDY, Mode 0: When in the 16450 Mode (FCR0 = 0) or in the FIFO Mode (FCR0 = 1, FCR3 = 0) and there is at least 1 character in the RCVR FIFO or RCVR holding register, the RXRDY pin (29) will be low active. Once it is activated the RXRDY pin will go inactive when there are no more characters in the FIFO or holding register.

**RXRDY**, Mode 1: In the FIFO Mode (FCR0=1) when the FCR3=1 and the trigger level or the timeout has been reached, the RXRDY pin will go low active. Once it is activated it will go inactive when there are no more characters in the FIFO or holding register.

TXRDY, Mode 0: In the 16450 Mode (FCR0=0) or in the FIFO Mode (FCR0=1, FCR3=0) and there are no characters in the XMIT FIFO or XMIT holding register, the TXRDY pin (24) will be low active. Once it is activated the TXRDY pin will go inactive after the first character is loaded into the XMIT FIFO or holding register.

**TXRDY**, Mode 1: In the FIFO Mode (FCR0=1) when FCR3=1 and there are no characters in the XMIT FIFO, the TXRDY pin will go low active. This pin will become inactive when the XMIT FIFO is completely full.

 $V_{DD}$ , Pin 40: +5V supply.

V<sub>SS</sub>, Pin 20: Ground (0V) reference.


**WR,**  $\overline{WR}$ , Write, Pins 19 and 18: When WR is high or  $\overline{WR}$  is low while the chip is selected, the CPU can write control words or data into the selected UART register.

Note: Only an active WR or  $\overline{\mathrm{WR}}$  input is required to transfer data to the UART during a write operation. Therefore, tie either the WR input permanently low or the  $\overline{\mathrm{WR}}$  input permanently high, when it is not used.

XIN (External Crystal Input), Pin 16: This signal input is used in conjunction with XOUT to form a feedback circuit for the baud rate generator's oscillator. If a clock signal will be generated off-chip, then it should drive the baud rate generator through this pin.

**XOUT** (External Crystal Output), Pin 17: This signal output is used in conjunction with XIN to form a feedback circuit for the baud rate generator's oscillator. If the clock signal will be generated off-chip, then this pin is unused.


## 7.0 Connection Diagrams



Top View

Order Number PC16550DN See NS Package Number N40A

# 7.0 Connection Diagrams (Continued)



Order Number PC16550DVEF See NS Package Number VEF44A

#### **Chip Carrier Package** D4 D3 D2 D1 D0 NC $V_{DD}$ $\overline{RI}$ $\overline{DCD}$ $\overline{DSR}$ $\overline{CTS}$ 38 — OUT1 37 — DTR D6 D7 36 — RTS RCLK -35 — OUT2 SIN · NC -34 — NC SOUT -33 — INTR cso — 32 RXRDY CS1 - 15 31 — A0 <u>CS2</u> **−** 16 30 — A1 BAUDOUT - 17 29 — A2 XIN XOUT $\overline{\text{WR}}$ WR $V_{SS}$ NC $\overline{\text{RD}}$ RD DDIS $\overline{\text{TXRDY}}$ $\overline{\text{ADS}}$

Top View Number PC16550 TL/C/8652-18

Order Number PC16550DV See NS Package Number V44A

**TABLE I. UART Reset Configuration** 

Register/Signal	Reset Control	Reset State
Interrupt Enable Register	Master Reset	<b>0000</b> 0000 (Note 1)
Interrupt Identification Register	Master Reset	00 <b>00</b> 0001
FIFO Control	Master Reset	0000 0000
Line Control Register	Master Reset	0000 0000
MODEM Control Register	Master Reset	0000 0000
Line Status Register	Master Reset	0110 0000
MODEM Status Register	Master Reset	XXXX 0000 (Note 2)
SOUT	Master Reset	High
INTR (RCVR Errs)	Read LSR/MR	Low
INTR (RCVR Data Ready)	Read RBR/MR	Low
INTR (THRE)	Read IIR/Write THR/MR	Low
INTR (Modem Status Changes)	Read MSR/MR	Low
OUT 2	Master Reset	High
RTS	Master Reset	High
DTR	Master Reset	High
OUT 1	Master Reset	High
RCVR FIFO	MR/FCR1●FCR0/∆FCR0	All Bits Low
XMIT FIFO	MR/FCR1●FCR0/∆FCR0	All Bits Low

Note 1: Boldface bits are permanently low.

Note 2: Bits 7-4 are driven by the input signals.

Data Bit 2	0 DLAB = 0 Receiver Buffer Register (Read	0 DLAB=0 Transmitter Holding Register (Write	1 DLAB=0 Interrupt Enable Register	2 Interrupt Ident. Register (Read	TABLE 2 2 FIFO Control Register (Write Control	TABLE II. Summary of Registers  Register Address  3 4  FO 3 4  FO Line MODEM gister Control Co	ddress 4  MODEM Control Register	5 Line Status Register	6 MODEM Status Register	7 Scratch Reg- ister	0 DLAB=1 Divisor Latch (LS)	1 DLAB=1 Divisor Latch (MS)
Date Bit 0   Frable   -vor'if   FrPO   Word   Teminal   Peady   Colear   Date Bit 0   Perding   Frable   Select   Colear   Cole	3BR	THR	ER	IIR	FCR	LCR	MCR	LSR	MSR	SCR	DLL	DLM
Data Bit 1         Tenable Holding Figh         Interrupt Holding         FICO Length (FIS) (DE) Select Holding         Request Fire         Overun Family (MLS)         Data Bit 1 (DE) Fire         FICO Length (FIS) (DE) Select Holding         Bit 1 (DE) Fire         FIFO Select Holding         FIFO (DE) Fire         Fire <th< td=""><td>tta Bit 0 Vote 1)</td><td>Data Bit 0</td><td>Enable Received Data Available Interrupt (ERBFI)</td><td>"0" if Interrupt Pending</td><td>FIFO</td><td>Word Length Select Bit 0 (WLS0)</td><td>Data Terminal Ready (DTR)</td><td>Data Ready (DR)</td><td>Delta Clear to Send (DCTS)</td><td>Bit 0</td><td>Bit 0</td><td>Bit 8</td></th<>	tta Bit 0 Vote 1)	Data Bit 0	Enable Received Data Available Interrupt (ERBFI)	"0" if Interrupt Pending	FIFO	Word Length Select Bit 0 (WLS0)	Data Terminal Ready (DTR)	Data Ready (DR)	Delta Clear to Send (DCTS)	Bit 0	Bit 0	Bit 8
Data Bit 2         Enable Receiver ID FIFO Slop Bits Interrupt (Line Status)         XMIT Resert         Number of (STB) Slop Bits (STB)         Out 1 FIFO Slop Bits (STB)         Trailing (PE) (TERI)         Bit 2 (TERI)         Bit 2 (TERI)         Rode Bit 3 (TERI)         Bit 4 (TERI)         Bit 4 (TERI)         Bit 3 (TERI)         Bit 4 (TERI)         Bit 5 (TERI)         Bit 4 (TERI)         Bit 5 (TERI)         Bit 4 (TERI)         Bit 5 (TERI)         Bit 6 (TERI)         Bit 7 (TERI) <td>tta Bit 1</td> <td>Data Bit 1</td> <td>Enable Transmitter Holding Register Empty Interrupt (ETBEI)</td> <td>Interrupt ID Bit (0)</td> <td>Reset</td> <td>Word Length Select Bit 1 (WLS1)</td> <td>Request to Send (RTS)</td> <td>Overrun Error (OE)</td> <td>Delta Data Set Ready (DDSR)</td> <td>Bit 1</td> <td>Bit 1</td> <td>Bit 9</td>	tta Bit 1	Data Bit 1	Enable Transmitter Holding Register Empty Interrupt (ETBEI)	Interrupt ID Bit (0)	Reset	Word Length Select Bit 1 (WLS1)	Request to Send (RTS)	Overrun Error (OE)	Delta Data Set Ready (DDSR)	Bit 1	Bit 1	Bit 9
Data Bit 3         Enable (Note 2)         Interrupt (Note 2)         DMA (PEN)         Parity (PEN)         Out 2 (FE)         Framing (PED)         Delta Bit 3 (DDCD)           Data Bit 4         0         0         Reserved (PEN)         Even (PEN)         Loop (BI)         Break (DDCD)         Bit 4 (DDCD)           Data Bit 5         0         0         Reserved (PEN)         Stick (BI)         CTS)         Send (CTS)           Data Bit 5         0         0         Reserved (PEN)         Stick (BI)         CTS)         Set (CTS)           Data Bit 6         0         0         Reserved (PEN)         Stick (BI)         0         Transmitter (BI)         Set (CTS)           Data Bit 6         0         FIFOs         RCVR (SS)         Set (CTS)         Register (THRE)         Ring (RI)           Data Bit 7         0         FIFOs         RCVR (SS)         CLSB)         Register (TEMT)         Ring (RI)           Data Bit 7         0         FIFOs         RCVR (Note 2)         RCV	ata Bit 2	Data Bit 2	Enable Receiver Line Status Interrupt (ELSI)	Interrupt ID Bit (1)	XMIT FIFO Reset	Number of Stop Bits (STB)	Out 1	Parity Error (PE)	Trailing Edge Ring Indicator (TERI)	Bit 2	Bit 2	Bit 10
Data Bit 4         0         0         Reserved         Even Served         Loop         Break Interrupt Break         Clear CTS         Bit 4           Data Bit 5         0         0         Reserved         Stick Served         0         Transmitter Served CTS         Bit 5           Data Bit 6         0         FIFOs         RCVR         Set         Register Ready THRE         Ring         Bit 6           Data Bit 6         0         FIFOs         RCVR         Set         Ringer Empty         Ring         Bit 6           Note 2)         (LSB)         Break         (TEMT)         (RI)         (RI)           Data Bit 7         FIFOs         RCVR         Divisor         0         Error in         Data           Robert 1         Robert 1         RCVR         Access Bit 7         RCVR         CRAP         RCVR	ata Bit 3	Data Bit 3	Enable MODEM Status Interrupt (EDSSI)	Interrupt ID Bit (2) (Note 2)	DMA Mode Select	Parity Enable (PEN)	Out 2	Framing Error (FE)	Delta Data Carrier Detect (DDCD)	Bit 3	Bit 3	Bit 11
Data Bit 5         0         0         Reserved Parity         Stick Parity         0         Transmitter Ploting Set Holding Set Ploting (THRE)         Bit 5           Data Bit 6         0         FIFOs         RCVR         Set RovR         0         Transmitter Ring Empty (THRE)         Bit 6           Note 2)         (LSB)         Break (LSB)         Empty (TEMT)         RR/N         RR/N         RR/N           Data Bit 7         0         FIFOs         RCVR         Divisor Latch RCVR         Carrier RCVR         Bit 6           Rover 2         (Note 2)         (MSB)         Access Bit FIFOs         RCVR         Carrier RCVR           Rover 3         (Note 2)         (MSB)         Access Bit FIFOS         RCVR         CDCD)	ata Bit 4	##	0	0	Reserved	Even Parity Select (EPS)	Loop	Break Interrupt (BI)	Clear to Send (CTS)	Bit 4	Bit 4	Bit 12
Data Bit 6         0         FIFOs         RCVR         Set         0         Transmitter         Ring         Bit 6           (Note 2)         (LSB)         Break         (TEMT)         (RI)           (Note 2)         (LSB)         Divisor         0         Error in         Data Bit 7           (Note 2)         (ROte 2)         (MSB)         Access Bit Access Bit RIP         (Note 2)         (DCD)	ata Bit 5	E.	0	0	Reserved	Stick Parity	0	Transmitter Holding Register (THRE)	Data Set Ready (DSR)	Bit 5	Bit 5	Bit 13
Data Bit 7         0         FIFOs         RCVR         Divisor         0         Error in RCVR         Data Bit 7           Enabled (Note 2)         Trigger (Note 2)         (MSB)         Access Bit (DLAB)         FIFO (Note 2)         Detect (DCD)	ata Bit 6	Bit	0	FIFOs Enabled (Note 2)	RCVR Trigger (LSB)	Set Break	0	Transmitter Empty (TEMT)	Ring Indicator (RI)	Bit 6	Bit 6	Bit 14
/	ata Bit 7	Data Bit 7	0	FIFOs Enabled (Note 2)	RCVR Trigger (MSB)	Divisor Latch Access Bit (DLAB)	0	Error in RCVR FIFO (Note 2)	Data Carrier Detect (DCD)	Bit 7	Bit 7	Bit 15

## 8.0 Registers

The system programmer may access any of the UART registers summarized in Table II via the CPU. These registers control UART operations including transmission and reception of data. Each register bit in Table II has its name and reset state shown.

#### 8.1 LINE CONTROL REGISTER

The system programmer specifies the format of the asynchronous data communications exchange and set the Divisor Latch Access bit via the Line Control Register (LCR). The programmer can also read the contents of the Line Control Register. The read capability simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics. Table II shows the contents of the LCR. Details on each bit follow:

Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1 is as follows:

Bit 1	Bit 0	Character Length
0	0	5 Bits
0	1	6 Bits
1	0	7 Bits
1	1	8 Bits

**Bit 2:** This bit specifies the number of Stop bits transmitted and received in each serial character. If bit 2 is a logic 0, one Stop bit is generated in the transmitted data. If bit 2 is a logic 1 when a 5-bit word length is selected via bits 0 and 1, one and a half Stop bits are generated. If bit 2 is a logic 1 when either a 6-, 7-, or 8-bit word length is selected, two Stop bits are generated. The Receiver checks the first Stopbit only, regardless of the number of Stop bits selected.

Bit 3: This bit is the Parity Enable bit. When bit 3 is a logic 1, a Parity bit is generated (transmit data) or checked (receive data) between the last data word bit and Stop bit of the serial data. (The Parity bit is used to produce an even or odd number of 1s when the data word bits and the Parity bit are summed.)

**Bit 4:** This bit is the Even Parity Select bit. When bit 3 is a logic 1 and bit 4 is a logic 0, an odd number of logic 1s is transmitted or checked in the data word bits and Parity bit. When bit 3 is a logic 1 and bit 4 is a logic 1, an even number of logic 1s is transmitted or checked.

Bit 5: This bit is the Stick Parity bit. When bits 3, 4 and 5 are logic 1 the Parity bit is transmitted and checked as a logic 0. If bits 3 and 5 are 1 and bit 4 is a logic 0 then the Parity bit is transmitted and checked as a logic 1. If bit 5 is a logic 0 Stick Parity is disabled.

Bit 6: This bit is the Break Control bit. It causes a break condition to be transmitted to the receiving UART. When it is set to a logic 1, the serial output (SOUT) is forced to the Spacing (logic 0) state. The break is disabled by setting bit 6 to a logic 0. The Break Control bit acts only on SOUT and has no effect on the transmitter logic.

Note: This feature enables the CPU to alert a terminal in a computer communications system. If the following sequence is followed, no erroneous or extraneous characters will be transmitted because of the

- 1. Load an all 0s, pad character, in response to THRE.
- 2. Set break after the next THRE.
- 3. Wait for the transmitter to be idle, (TEMT=1), and clear break when normal transmission has to be restored.

During the break, the Transmitter can be used as a character timer to accurately establish the break duration.


**TABLE III. Baud Rates, Divisors and Crystals** 

	1.8432 MF	Iz Cystal	3.072 MHz	2 Crystal	18.432 MHz Crystal				
Baud Rate	Decimal Divisor for 16 × Clock	Percent Error	Decimal Divisor for 16 × Clock	Percent Error	Decimal Divisor for 16 × Clock	Percent Error			
50	2304	_	3840	_	23040	_			
75	1536	_	2560	_	15360	_			
110	1047	0.026	1745	0.026	10473	_			
134.5	857	0.058	1428	0.034	8565	_			
150	768	_	1280	_	7680	_			
300	384	_	640	_	3840	_			
600	192	_	320	_	1920	_			
1200	96	_	160	_	920	_			
1800	64	_	107	0.312	640	_			
2000	58	0.69	96	_	576	_			
2400	48	_	80	_	480	_			
3600	32	_	53	0.628	320	_			
4800	24	_	40	_	240	_			
7200	16	<u> </u>	27	1.23	160	_			
9600	12	_	20	_	120	_			
19200	6	_	10	_	60	_			
38400	3	_	5	_	30	_			
56000	2	2.86	_	_	21	2.04			
128000	_	_	_	_	9	_			


Note: For baud rates of 250k, 300k, 375k, 500k, 750k and 1.5M using a 24 MHz crystal causes minimal error.

Bit 7: This bit is the Divisor Latch Access Bit (DLAB). It must be set high (logic 1) to access the Divisor Latches of the Baud Generator during a Read or Write operation. It must be set low (logic 0) to access the Receiver Buffer, the Transmitter Holding Register, or the Interrupt Enable Register.

#### 8.2 TYPICAL CLOCK CIRCUITS



TL/C/8652-19



Typical Crystal Oscillator Network (Note)

				,
CRYSTAL	R <sub>P</sub>	R <sub>X2</sub>	C <sub>1</sub>	C <sub>2</sub>
3.1 MHz	1 ΜΩ	1.5k	10-30 pF	40-60 pF
1.8 MHz	1 ΜΩ	1.5k	10-30 pF	40-60 pF

Note: These R and C values are approximate and may vary 2x depending on the crystal characteristics. All crystal circuits should be designed specifically for the system.

#### 8.3 PROGRAMMABLE BAUD GENERATOR

The UART contains a programmable Baud Generator that is capable of taking any clock input from DC to 24 MHz and dividing it by any divisor from 2 to  $2^{16}-1$ . The output frequency of the Baud Generator is  $16\times$  the Baud [divisor  $\#=\{\text{frequency input}\}$   $\div$  (baud rate  $\times$  16)]. Two 8-bit latches store the divisor in a 16-bit binary format. These Divisor Latches must be loaded during initialization to ensure proper operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded.

Table III provides decimal divisors to use with crystal frequencies of 1.8432 MHz, 3.072 MHz and 18.432 MHz, respectively. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen. Using a divisor of zero is **not** recommended.

#### 8.4 LINE STATUS REGISTER

This register provides status information to the CPU concerning the data transfer. Table II shows the contents of the Line Status Register. Details on each bit follow.

Bit 0: This bit is the receiver Data Ready (DR) indicator. Bit 0 is set to a logic 1 whenever a complete incoming character has been received and transferred into the Receiver Buffer Register or the FIFO. Bit 0 is reset to a logic 0 by reading all of the data in the Receiver Buffer Register or the FIFO.

Bit 1: This bit is the Overrun Error (OE) indicator. Bit 1 indicates that data in the Receiver Buffer Register was not read by the CPU before the next character was transferred into the Receiver Buffer Register, thereby destroying the previous character. The OE indicator is set to a logic 1 upon detection of an overrun condition and reset whenever the CPU reads the contents of the Line Status Register. If the FIFO mode data continues to fill the FIFO beyond the trigger level, an overrun error will occur only after the FIFO is full and the next character has been completely received in the shift register. OE is indicated to the CPU as soon as it happens. The character in the shift register is overwritten, but it is not transferred to the FIFO.

Bit 2: This bit is the Parity Error (PE) indicator. Bit 2 indicates that the received data character does not have the correct even or odd parity, as selected by the even-parity-select bit. The PE bit is set to a logic 1 upon detection of a parity error and is reset to a logic 0 whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO.

Bit 3: This bit is the Framing Error (FE) indicator. Bit 3 indicates that the received character did not have a valid Stop bit. Bit 3 is set to a logic 1 whenever the Stop bit following the last data bit or parity bit is detected as a logic 0 bit (Spacing level). The FE indicator is reset whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO. The UART will try to resynchronize after a framing error. To do this it assumes that the framing error was due to the next start bit, so it samples this "start" bit twice and then takes in the "data"

Bit 4: This bit is the Break Interrupt (BI) indicator. Bit 4 is set to a logic 1 whenever the received data input is held in the Spacing (logic 0) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits). The BI indicator is reset whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO. When break occurs only one zero character is loaded into the FIFO. The next character transfer is enabled after SIN goes to the marking state and receives the next valid start bit.

Note: Bits 1 through 4 are the error conditions that produce a Receiver Line Status interrupt whenever any of the corresponding conditions are detected and the interrupt is enabled.

**TABLE IV. Interrupt Control Functions** 

FIFO Mode Only	Ide	nterrup ntifica Registe	tion		ı		
Bit 3	Bit 2	Bit 1	Bit 0	Priority Level	Interrupt Type	Interrupt Source	Interrupt Reset Control
0	0	0	1	_	None	None	_
0	1	1	0	Highest	Receiver Line Status	Overrun Error or Parity Error or Framing Error or Break Interrupt	Reading the Line Status Register
0	1	0	0	Second	Received Data Available	Receiver Data Available or Trigger Level Reached	Reading the Receiver Buffer Register or the FIFO Drops Below the Trigger Level
1	1	0	0	Second	Character Timeout Indication	No Characters Have Been Removed From or Input to the RCVR FIFO During the Last 4 Char. Times and There Is at Least 1 Char. in It During This Time	Reading the Receiver Buffer Register
0	0	1	0	Third	Transmitter Holding Register Empty	Transmitter Holding Register Empty	Reading the IIR Register (if source of interrupt) or Writing into the Transmitter Holding Register
0	0	0	0	Fourth	MODEM Status	Clear to Send or Data Set Ready or Ring Indicator or Data Carrier Detect	Reading the MODEM Status Register

Bit 5: This bit is the Transmitter Holding Register Empty (THRE) indicator. Bit 5 indicates that the UART is ready to accept a new character for transmission. In addition, this bit causes the UART to issue an interrupt to the CPU when the Transmit Holding Register Empty Interrupt enable is set high. The THRE bit is set to a logic 1 when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. The bit is reset to logic 0 concurrently with the loading of the Transmitter Holding Register by the CPU. In the FIFO mode this bit is set when the XMIT FIFO is empty; it is cleared when at least 1 byte is written to the XMIT FIFO.

**Bit 6:** This bit is the Transmitter Empty (TEMT) indicator. Bit 6 is set to a logic 1 whenever the Transmitter Holding Register (THR) and the Transmitter Shift Register (TSR) are both empty. It is reset to a logic 0 whenever either the THR or TSR contains a data character. In the FIFO mode this bit is set to one whenever the transmitter FIFO and shift register are both empty.

**Bit 7:** In the 16450 Mode this is a 0. In the FIFO mode LSR7 is set when there is at least one parity error, framing error or break indication in the FIFO. LSR7 is cleared when the CPU reads the LSR, if there are no subsequent errors in the

Note: The Line Status Register is intended for read operations only. Writing to this register is not recommended as this operation is only used for factory testing. In the FIFO mode the software must load a data byte in the Rx FIFO via Loopback Mode in order to write to LSR2\_LSR4. LSR0 and LSR7 can't be written to in FIFO mode.

#### 8.5 FIFO CONTROL REGISTER

This is a write only register at the same location as the IIR (the IIR is a read only register). This register is used to enable the FIFOs, clear the FIFOs, set the RCVR FIFO trigger level, and select the type of DMA signalling.

**Bit 0:** Writing a 1 to FCR0 enables both the XMIT and RCVR FIFOs. Resetting FCR0 will clear all bytes in both FIFOs.

When changing from the FIFO Mode to the 16450 Mode and vice versa, data is automatically cleared from the FIFOs. This bit must be a 1 when other FCR bits are written to or they will not be programmed.

Bit 1: Writing a 1 to FCR1 clears all bytes in the RCVR FIFO and resets its counter logic to 0. The shift register is not cleared. The 1 that is written to this bit position is self-clearing.

Bit 2: Writing a 1 to FCR2 clears all bytes in the XMIT FIFO and resets its counter logic to 0. The shift register is not cleared. The 1 that is written to this bit position is self-clearing

**Bit 3:** Setting FCR3 to a 1 will cause the RXRDY and TXRDY pins to change from mode 0 to mode 1 if FCR0 = 1 (see description of RXRDY and TXRDY pins).

Bit 4, 5: FCR4 to FCR5 are reserved for future use.

**Bit 6, 7:** FCR6 and FCR7 are used to set the trigger level for the RCVR FIFO interrupt.

7	6	RCVR FIFO Trigger Level (Bytes)
0	0	01
0	1	04
1	0	08
1	1	14

#### 8.6 INTERRUPT IDENTIFICATION REGISTER

In order to provide minimum software overhead during data character transfers, the UART prioritizes interrupts into four levels and records these in the interrupt Identification Register. The four levels of interrupt conditions in order of priority are Receiver Line Status; Received Data Ready; Transmitter Holding Register Empty; and MODEM Status.

When the CPU accesses the IIR, the UART freezes all interrupts and indicates the highest priority pending interrupt to the CPU. While this CPU access is occurring, the UART records new interrupts, but does not change its current indication until the access is complete. Table II shows the contents of the IIR. Details on each bit follow:

**Bit 0:** This bit can be used in a prioritized interrupt environment to indicate whether an interrupt is pending. When bit 0 is a logic 0, an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. When bit 0 is a logic 1, no interrupt is pending.

Bits 1 and 2: These two bits of the IIR are used to identify the highest priority interrupt pending as indicated in Table IV.

**Bit 3:** In the 16450 Mode this bit is 0. In the FIFO mode this bit is set along with bit 2 when a timeout interrupt is pending.

Bits 4 and 5: These two bits of the IIR are always logic 0.

Bits 6 and 7: These two bits are set when FCR0 = 1.

#### 8.7 INTERRUPT ENABLE REGISTER

This register enables the five types of UART interrupts. Each interrupt can individually activate the interrupt (INTR) output signal. It is possible to totally disable the interrupt system by resetting bits 0 through 3 of the Interrupt Enable Register (IER). Similarly, setting bits of the IER register to a logic 1, enables the selected interrupt(s). Disabling an interrupt prevents it from being indicated as active in the IIR and from activating the INTR output signal. All other system functions operate in their normal manner, including the setting of the Line Status and MODEM Status Registers. Table II shows the contents of the IER. Details on each bit follow.

**Bit 0:** This bit enables the Received Data Available Interrupt (and timeout interrupts in the FIFO mode) when set to logic 1

**Bit 1:** This bit enables the Transmitter Holding Register Empty Interrupt when set to logic 1.

Bit 2: This bit enables the Receiver Line Status Interrupt when set to logic 1.

Bit 3: This bit enables the MODEM Status Interrupt when set to logic 1.

Bits 4 through 7: These four bits are always logic 0.

## 8.8 MODEM CONTROL REGISTER

This register controls the interface with the MODEM or data set (or a peripheral device emulating a MODEM). The contents of the MODEM Control Register are indicated in Table II and are described below.

**Bit 0:** This bit controls the Data Terminal Ready ( $\overline{DTR}$ ) output. When bit 0 is set to a logic 1, the  $\overline{DTR}$  output is forced to a logic 0. When bit 0 is reset to a logic 0, the  $\overline{DTR}$  output is forced to a logic 1.

Note: The DTR output of the UART may be applied to an EIA inverting line driver (such as the DS1488) to obtain the proper polarity input at the succeeding MODEM or data set.

**Bit 1:** This bit controls the Request to Send ( $\overline{RTS}$ ) output. Bit 1 affects the  $\overline{RTS}$  output in a manner identical to that described above for bit 0.

**Bit 2:** This bit controls the Output 1 (OUT 1) signal, which is an auxiliary user-designated output. Bit 2 affects the OUT 1 output in a manner identical to that described above for bit 0.

**Bit 3:** This bit controls the Output 2 (OUT 2) signal, which is an auxiliary user-designated output. Bit 3 affects the OUT 2 output in a manner identical to that described above for bit

Bit 4: This bit provides a local loopback feature for diagnostic testing of the UART. When bit 4 is set to logic 1, the following occur: the transmitter Serial Output (SOUT) is set to the Marking (logic 1) state; the receiver Serial Input (SIN) is disconnected; the output of the Transmitter Shift Register is "looped back" into the Receiver Shift Register input; the four MODEM Control inputs (DSR, CTS, RI, and DCD) are disconnected; and the four MODEM Control outputs (DTR, RTS, OUT 1, and OUT 2) are internally connected to the four MODEM Control inputs, and the MODEM Control output pins are forced to their inactive state (high). In the loopback mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit-and received-data paths of the UART.

In the loopback mode, the receiver and transmitter interrupts are fully operational. Their sources are external to the part. The MODEM Control Interrupts are also operational, but the interrupts' sources are now the lower four bits of the MODEM Control Register instead of the four MODEM Control inputs. The interrupts are still controlled by the Interrupt Enable Register.

Bits 5 through 7: These bits are permanently set to logic 0.

#### 8.9 MODEM STATUS REGISTER

This register provides the current state of the control lines from the MODEM (or peripheral device) to the CPU. In addition to this current-state information, four bits of the MODEM Status Register provide change information. These bits are set to a logic 1 whenever a control input from the MODEM changes state. They are reset to logic 0 whenever the CPU reads the MODEM Status Register.

The contents of the MODEM Status Register are indicated in Table II and described below.

**Bit 0:** This bit is the Delta Clear to Send (DCTS) indicator. Bit 0 indicates that the  $\overline{\text{CTS}}$  input to the chip has changed state since the last time it was read by the CPU.

**Bit 1:** This bit is the Delta Data Set Ready (DDSR) indicator. Bit 1 indicates that the  $\overline{\rm DSR}$  input to the chip has changed state since the last time it was read by the CPU.

Bit 2: This bit is the Trailing Edge of Ring Indicator (TERI) detector. Bit 2 indicates that the  $\overline{\text{RI}}$  input to the chip has changed from a low to a high state.

Bit 3: This bit is the Delta Data Carrier Detect (DDCD) indicator. Bit 3 indicates that the  $\overline{DCD}$  input to the chip has changed state.

Note: Whenever bit 0, 1, 2, or 3 is set to logic 1, a MODEM Status Interrupt is generated.

**Bit 4:** This bit is the complement of the Clear to Send (CTS) input. If bit 4 (loop) of the MCR is set to a 1, this bit is equivalent to RTS in the MCR.

**Bit 5:** This bit is the complement of the Data Set Ready  $(\overline{DSR})$  input. If bit 4 of the MCR is set to a 1, this bit is equivalent to DTR in the MCR.

Bit 6: This bit is the complement of the Ring Indicator  $(\overline{Rl})$  input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT 1 in the MCR.

Bit 7: This bit is the complement of the Data Carrier Detect ( $\overline{DCD}$ ) input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT 2 in the MCR.

#### 8.10 SCRATCHPAD REGISTER

This 8-bit Read/Write Register does not control the UART in anyway. It is intended as a scratchpad register to be used by the programmer to hold data temporarily.

#### 8.11 FIFO INTERRUPT MODE OPERATION

When the RCVR FIFO and receiver interrupts are enabled (FCR0=1, IER0=1) RCVR interrupts will occur as follows:

- A. The receive data available interrupt will be issued to the CPU when the FIFO has reached its programmed trigger level; it will be cleared as soon as the FIFO drops below its programmed trigger level.
- B. The IIR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt it is cleared when the FIFO drops below the trigger level.
- C. The receiver line status interrupt (IIR=06), as before, has higher priority than the received data available (IIR=04) interrupt.
- D. The data ready bit (LSR0) is set as soon as a character is transferred from the shift register to the RCVR FIFO. It is reset when the FIFO is empty.

When RCVR FIFO and receiver interrupts are enabled, RCVR FIFO timeout interrupts will occur as follows:

- A. A FIFO timeout interrupt will occur, if the following conditions exist:
  - at least one character is in the FIFO
  - the most recent serial character received was longer than 4 continuous character times ago (if 2 stop bits are programmed the second one is included in this time delay).
  - the most recent CPU read of the FIFO was longer than 4 continuous character times ago.

The maximum time between a received character and a timeout interrupt will be 160 ms at 300 baud with a 12-bit receive character (i.e., 1 Start, 8 Data, 1 Parity and 2 Stop Rits)

- B. Character times are calculated by using the RCLK input for a clock signal (this makes the delay proportional to the baudrate).
- C. When a timeout interrupt has occurred it is cleared and the timer reset when the CPU reads one character from the RCVR FIFO.
- D. When a timeout interrupt has not occurred the timeout timer is reset after a new character is received or after the CPU reads the RCVR FIFO.

When the XMIT FIFO and transmitter interrupts are enabled (FCR0 = 1, IER1 = 1), XMIT interrupts will occur as follows:

A. The transmitter holding register interrupt (02) occurs when the XMIT FIFO is empty; it is cleared as soon as the transmitter holding register is written to (1 to 16 characters may be written to the XMIT FIFO while servicing this interrupt) or the IIR is read.

B. The transmitter FIFO empty indications will be delayed 1 character time minus the last stop bit time whenever the following occurs: THRE=1 and there have not been at least two bytes at the same time in the transmit FIFO, since the last THRE=1. The first transmitter interrupt after changing FCRO will be immediate, if it is enabled.

Character timeout and RCVR FIFO trigger level interrupts have the same priority as the current received data available interrupt; XMIT FIFO empty has the same priority as the current transmitter holding register empty interrupt.

#### 8.12 FIFO POLLED MODE OPERATION

With FCR0=1 resetting IER0, IER1, IER2, IER3 or all to zero puts the UART in the FIFO Polled Mode of operation. Since the RCVR and XMITTER are controlled separately either one or both can be in the polled mode of operation.

In this mode the user's program will check RCVR and XMIT-TER status via the LSR. As stated previously:

LSR0 will be set as long as there is one byte in the RCVR FIFO.

LSR1 to LSR4 will specify which error(s) has occurred. Character error status is handled the same way as when in the interrupt mode, the IIR is not affected since IFR2=0

LSR5 will indicate when the XMIT FIFO is empty.


LSR6 will indicate that both the XMIT FIFO and shift register are empty

LSR7 will indicate whether there are any errors in the RCVR FIFO.


There is no trigger level reached or timeout condition indicated in the FIFO Polled Mode, however, the RCVR and XMIT FIFOs are still fully capable of holding characters.


## 9.0 Typical Applications


#### Typical Interface for a High-Capacity Data Bus



TL/C/8652-23







# LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1

National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261

National Semiconductor Hong Kong Ltd. 10m Kong Ltd. 10m Kong Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melibourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998