# CVSD #hw6 Report

R06943087 葉玲瑜

# 1. Topic & timing/delay information

# 2. Synthesis reports & DFT-related reports (summarized)

#### · Area before dft

#### Number of ports: 45 Number of nets: 3383 Number of cells: 3228 Number of combinational cells: 2680 547 Number of sequential cells: Number of macros/black boxes: 1 Number of buf/inv: 495 Number of references: 139 Combinational area: 29118.896981 Buf/Inv area: 4195.972800 Noncombinational area: 18019.598103 Macro/Black Box area: 69557,296875 Net Interconnect area: 352801.817993 Total cell area: 116695.791959 Total area: 469497.609952

# · Timing before dft

Point	Incr	Patl	h		
clock clk (rise edge)	0.1	00	0.00		
clock network delay (ideal)		0.50	0.50		
u_sram/CLK (sram_1024x8_t	:13)	0	.00 0.	.50 s	
u_sram/Q[2] (sram_1024x8_t		1.	51 2.0	01 f	
U3896/Y (INVX20)		0.09	2.10 r		
U3545/Y (NAND2X8)		0.0	8 2.18	ß f	
U3897/Y (INVX20)		0.16	2.34 r		
U2404/Y (NAND2X6)		0.10	0 2.44	l f	
U2405/Y (NAND4X6)		0.1.	3 2.57	r	
U2402/Y (NAND2X8)		0.09	9 2.65	f	
U2931/Y (NAND4X8)		0.1.	3 2.79	r	
U2930/Y (XOR2X4)		0.16	2.94	r	
U3546/Y (NAND3X8)		0.13	2 3.06	f f	
U2882/Y (NOR2X8)		0.15	3.21	r	
U2886/Y (NOR2X8)		0.10	3.31	f	
U2885/Y (INVX20)		0.08	3.39 r		
U2919/Y (NAND2X8)		0.10	0 3.50	) f	
U2918/Y (INVX20)		0.09	3.58 r		
U2974/Y (NAND2X8)		0.0	9 3.68	ß f	
U2261/Y (NAND2X6)		0.10	0 3.77	r	
U3456/Y (NOR2X6)		0.07	3.84	f	
U2911/Y (NAND3X6)		0.0	9 3.93	3 r	
R_1351/D (DFFRX4)		0.00	3.93	r	
data arrival time		3.5	93		
clock clk (rise edge)	10.	00	10.00		
clock network delay (ideal)		0.50	10.50		
clock uncertainty	-0.	10	10.40		
R_1351/CK (DFFRX4)		0.00	10.40	) r	
library setup time	-0.3	17 :	10.23		
data required time		10	1.23	1	
data required time		10.23			
data arrival time		-3.93			
slack (MET)		6.30			
				_	

# · Area after dft

Number of ports:	58
raumber of ports.	50
Number of nets:	3794
Number of cells:	3228
Number of combinational cells:	2680
Number of sequential cells:	547
Number of macros/black boxes:	1
Number of buf/inv:	495
Number of references:	143

 Combinational area:
 28738.679360

 Buf/Inv area:
 4195.972800

 Noncombinational area:
 22003.395603

 Macro/Black Box area:
 69557.296875

 Net Interconnect area:
 403948.786102

Total cell area: 120299.371838 Total area: 524248.157940


# · Timing after dft

Point	Incr	Pat	h		
clock clk (rise edge)	0.00	)	0.00	)	
clock network delay (ideal)	0	.50	0	.50	
R_1486/CK (SDFFRXL)		0.0	00	0.50	r
R_1486/Q (SDFFRXL)		1.0		1.57 r	
U3171/Y (NAND2X2)		0.1	б	1.74 f	
U71/Y (NAND3X1)				2.28 r	
U65/Y (NAND2XL)				2.74 f	
U3830/Y (NAND2X1)		0.3	1	3.04 r	
U3832/Y (NAND4X2)				3.44 f	
U2963/Y (NAND2X6)		0.1	8	3.62 r	
U1970/Y (NAND4X4)				3.77 f	
U3313/Y (NAND2X6)		0.1	0	3.87 r	
U2957/Y (NAND4X8)		0.1	3	4.00 f	
U2955/Y (XOR2X4)		0.15	i	4.15 f	
U2411/Y (NAND2X8)		0.1	0	4.24 r	
U2882/Y (NOR2X8)		0.08		4.32 f	
U2886/Y (NOR2X8)		0.12		4.44 r	
U2885/Y (INVX20)	(	0.09	4	4.53 f	
U2919/Y (NAND2X8)		0.1	1	4.64 r	
U2918/Y (INVX20)	(	80.0	4	4.72 f	
U2974/Y (NAND2X8)		0.1	0	4.81 r	
U2260/Y (INVX8)	C	.07	4	.88 f	
U72/Y (OAI2BB2XL)		0.5	9	5.47 r	
U3521/Y (NAND2X4)		0.1	3	5.60 f	
counter_y_r_reg[0]/D (SDFF)	RX1)	-	0.00	5.6	0 f
data arrival time		5.	60		
clock clk (rise edge)	10.0	0	10.0	0	
clock network delay (ideal)	0	.50	10	).50	
clock uncertainty	-0.10	)	10.40	)	
counter_y_r_reg[0]/CK (SDF)	FRX1)		0.00	10.	40 r
library setup time	-0.38		10.02	2	
data required time		1	0.02		
data required time		1	0.02		
data arrival time	-5,60				
slack (MET)		4	.42		

從這邊可以明顯發現,插完 scan chain 後面積有變大。

# 3. Final chip layout figure & chip size

· Chip layout figure



· Chip Size

#### 4. DRC & LVS Error

· Geometry

```
: 0
Čells
             : 0
SameNet
Wiring
             : 0
 Antenna
             : 0
Short
             : 0
Overlap
             : 0
nd Summary
 Verification Complete : 0 Viols. 0 Wrngs.
********End: VERIFY GEOMETRY*******
*** verify geometry (CPU: 0:00:02.2 MEM: 269.1M)
```

Connectivity

```
Begin Summary
Found no problems or warnings.
End Summary

End Time: Mon Dec 24 22:36:46 2018
Time Elapsed: 0:00:00.0

Verification Complete: 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.4 MEM: 8.812M)
```

Antenna

```
****** START VERIFY ANTENNA *******
Report File: CHIP.antenna.rpt
Ler macro rile. CHIP.antenna.lef
Verification Complete: 0 Violations

****** DONE VERIFY ANTENNA *******

(CPU Time: 0:00:00.3 MEM: 0.461M)
```

### 5. Pre-layout & post-layout simulation results (summarized).

Pre-layout (after dft)

Post-layout (after dft)

#### Testfixture\_a

#### Testfixture\_a

```
Simulation Summary

Congratulations! All data have been generated successfully!

PASS-----

err= 0
Simulation complete via $finish(1) at time 20614227 PS + 0
//testfixture_a.v:213 #(`CYCLE/2); $finish;
ncsim> exit
```

#### Testfixture\_b

```
Simulation Summary

Congratulations! All data have been generated successfully!

PASS-----

err= 0
Simulation complete via $finish(1) at time 16617192 PS + 0
./pre_testfixture_b.v:209 #(`CYCLE/2); $finish;
ncsim> exit
```

# Testfixture\_b

#### Testfixture\_c

#### Testfixture\_c

```
Simulation Summary

Congratulations! All data have been generated successfully!

PASS-----
err= 0
Simulation complete via $finish(1) at time 20114227 PS + 0
./testfixture_c.v:209 #(`CYCLE/2); $finish;
ncsim> exit
```

# 6. Complete power planning


VDD/VSS/IOVDD/IOVSS 的數量沿用 LAB7 的設置:

VDD: 2, VSS: 2, IOVDD: 2, IOVSS: 2

Power ring 跟 LAB7 設置一樣: width 2, interleaving, 15 bits。


Power stripe 的部分,根據這次 sram 的位置,避開 sram 包含 Halo 的部分,讓 power stripe 不要壓到 sram,水平跟垂直的 start 都從 350 開始,stop 則是 100,distance 則是 100。

Power plan 如下圖:



### 7. Better I/O & modules' placement

為了讓繞線方便,在放 pad 的時候把 sram 的訊號都放在左邊,其他相近的訊號也盡量擺在一起;為了讓最後晶片的形狀維持在正方形,我把 66 個 pin 平均分在四邊,如下圖:



#### 8. Other related discussions

- a. 在設定 core utilization 的時候,可以設小一點,這樣會比較好繞。
- b. Sram 擺放的位置和 pad 裡有關 sram 的出 pin 位置要盡量放在同側(如第七題所討論),不然 繞線的時候很容易造成 short cut。
- c. SDC 檔裡面有些合成適用的條件要記得關掉

然後為了讓 output 的 drive load 不要太大,我將 constraint 調寬:set drive 設為 0.1

set\_drive 0.1 [all\_inputs]

d. 另外要注意的是一開始關於 library 的環境設定,我分別從 lab7 和 hw3 拿了 tsmc13fsg\_8lm\_cic.lef, tpz013g3\_8lm\_cic.lef, sram\_1024x8\_t13.vclef, antenna\_8.lef 這些 lef 檔,接下 來再把 lab7 的 mmmc 檔 include 的 sdc 改為這次作業所需,以及將 create\_library\_set 改成 sram 的 library。