

Dealing with data hazards Keep track of instructions in the pipeline and determine if the register values to be fetched are stale, i.e., will be modified by some older instruction still in the pipeline. This condition is referred to as a read-after-write (RAW) hazard Stall the Fetch from dispatching the instruction as long as RAW hazard prevails RAW hazard will disappear as the pipeline drains Scoreboard: A data structure to keep track of the instructions in the pipeline beyond the Fetch stage March 13, 2013 http://csg.csail.mit.edu/6.375 L11-4

Data Hazard

- Data hazard depends upon the match between the source registers of the fetched instruction and the destination register of an instruction already in the pipeline
- The matching of source and destination must take into account whether the source and destination registers are valid

March 13, 2013

http://csg.csail.mit.edu/6.375

111-F


Scoreboard: Keeping track of instructions in execution

- Scoreboard: a data structure to keep track of the destination registers of the instructions beyond the fetch stage
 - method insert: inserts the destination (if any) of an instruction in the scoreboard when the instruction is decoded
 - method search1(src): searches the scoreboard for a data hazard
 - method search2(src): same as search1
 - method remove: deletes the oldest entry when an instruction commits

March 13, 2013

http://csg.csail.mit.edu/6.375

11-6



```
2-Stage-DH pipeline corrected
    module mkProc(Proc);
     Reg#(Addr) pc <- mkRegU;
     RFile
                       rf <- mkRFile;
                   iMem <- mkIMemory;
     IMemory
      DMemory
                     dMem <- mkDMemory;</pre>
      Fifo#(Decode2Execute) d2e <- mkFifo;
     Reg#(Bool) fEpoch <- mkReg(False);</pre>
      Reg#(Bool)
                   eEpoch <- mkReg(False);
      Fifo#(Addr) execRedirect <- mkFifo;</pre>
      Scoreboard#(1) sb <- mkScoreboard;</pre>
          // contains only one slot because Execute
          // can contain at most one instruction
      rule doFetch ...
      rule doExecute ...
March 13, 2013
                    http://csg.csail.mit.edu/6.375
```

```
2-Stage-DH pipeline
    doFetch rule second attempt
    rule doFetch;
        let inst = iMem.req(pc);
        if(execRedirect.notEmpty) begin
         fEpoch <= !fEpoch; pc <= execRedirect.first;
         execRedirect.deg;
                                 end
        begin
          let ppc = nextAddrPredictor(pc); pc <= ppc;</pre>
          let dInst = decode(inst);
          let stall = sb.search1(dInst.src1)|| sb.search2(dInst.src2);
                                  begin
            let rVal1 = rf.rd1(validRegValue(dInst.src1));
            let rVal2 = rf.rd2(validRegValue(dInst.src2));
            d2e.enq(Decode2Execute{pc: pc, ppc: ppc,
                 dlinst: dlnst, epoch: fEpoch,
                 rVal1: rVal1, rVal2: rVal2});
             sb.insert(dInst.rDst); end
        end
    endrule
March 13, 2013
                        http://csg.csail.mit.edu/6.375
```

```
2-Stage-DH pipeline
    doFetch rule corrected
    rule doFetch;
        let inst = iMem.req(pc);
        if(execRedirect.notEmpty) begin
         fEpoch <= !fEpoch; pc <= execRedirect.first;
          execRedirect.deq;
        else
        begin
          let ppc = nextAddrPredictor(pc); pc <= ppc;</pre>
          let dInst = decode(inst);
          let stall = sb.search1(dInst.src1)|| sb.search2(dInst.src2);
          if(!stall)
                                   begin
             let rVal1 = rf.rd1(validRegValue(dInst.src1));
             let rVal2 = rf.rd2(validRegValue(dInst.src2));
             d2e.enq(Decode2Execute{pc: pc, ppc: ppc,
                  dlinst: dlnst, epoch: fEpoch,
                  rVal1: rVal1, rVal2: rVal2});
             sb.insert(dInst.rDst); end
endrule
March 13, 2013
                        http://csg.csail.mit.edu/6.375
```

```
2-Stage-DH pipeline
    doExecute rule corrected
    rule doExecute;
        let x = d2e.first;
        let dInst = x.dInst; let pc
        let ppc = x.ppc; let epoch = x.epoch;
        let rVal1 = x.rVal1; let rVal2 = x.rVal2;
        if(epoch == eEpoch) begin
         let eInst = exec(dInst, rVal1, rVal2, pc, ppc);
         if(eInst.iType == Ld) eInst.data <-</pre>
            dMem.req(MemReq{op:Ld, addr:eInst.addr, data:?});
          else if (eInst.iType == St) let d <-</pre>
            dMem.req(MemReq{op:St, addr:eInst.addr, data:eInst.data});
          if (isValid(eInst.dst))
            rf.wr(validRegValue(eInst.dst), eInst.data);
          if(eInst.mispredict) begin
          execRedirect.eng(eInst.addr); eEpoch <= !eEpoch; end
        d2e.deg; sb.remove;
    endrule
March 13, 2013
                        http://csg.csail.mit.edu/6.375
```

```
Scoreboard method calls:

concurrency and correctness issues

rule doFetch;

...

let dInst = decode(inst);

let stall = sb.search1(dInst.src1)|| sb.search2(dInst.src2);

if(!stall)


begin ... sb.insert(dInst.rDst); pc <= ppc; end


end
end
endrule


scoreboard must permit concurrent execution
of search1, search2 and insert for this rule to
execute. Should the result of search be
affected by


concurrent insert?

possibly concurrent remove?
```









```
2-Stage-DH pipeline
    with proper specification of Fifos, rf, scoreboard
    module mkProc(Proc);
      Reg#(Addr) pc <- mkRegU;
     RFile ri <- mkJr-...

IMemory iMem <- mkIMemory;

DMemory dMem <- mkDMemory;
                         rf <- mkBypassRFile;
      Fifo#(Decode2Execute) d2e <- mkPipelineFifo;
      Reg#(Bool) fEpoch <- mkReg(False);</pre>
                    eEpoch <- mkReg(False);</pre>
      Reg#(Bool)
      Fifo#(Addr) execRedirect <- mkBypassFifo;</pre>
      Scoreboard#(1) sb <- mkPipelineScoreboard;</pre>
           // contains only one slot because Execute
           // can contain at most one instruction
      rule doFetch ...
      rule doExecute ...
March 13, 2013
                     http://csg.csail.mit.edu/6.375
```


Need to check for WAW hazards If multiple instructions in the scoreboard can update the register which the current instruction wants to read, then the current instruction has to read the update for the youngest of those instructions This issue can be avoided if only one instruction in the pipeline is allowed to update a particular register This means we have to stall if an instruction writes to the same destination as a previous instruction (WAW hazard) This may negate some advantage of bypassing


A more advanced solution to avoid WAW hazards is

http://csg.csail.mit.edu/6.375

register renaming

```
Fetch rule with bypassing
    rule doFetch;
        let inst = iMem.req(pc);
        if(execRedirect.notEmpty) begin
          fEpoch <= !fEpoch; pc <= execRedirect.first;
         execRedirect.deq;
                                  end
        begin
          let ppc = nextAddrPredictor(pc); let dInst = decode(inst);
          let stall = sb.search1(dInst.src1)|| sb.search2(dInst.src2);
                   || sb.search3(dInst.dst);
          if(!stall)
                                    begin
             let rVal1 = rf.rd1(validRegValue(dInst.src1));
             let rVal2 = rf.rd2(validRegValue(dInst.src2));
             d2e.enq(Decode2Execute{pc: pc, ppc: ppc,
                  dlinst: dlnst, epoch: fEpoch,
                  rVal1: rVal1, rVal2: rVal2});
             sb.insert(dInst.rDst); pc <= ppc; end
        end
endrule
March 13, 2013
                        http://csg.csail.mit.edu/6.375
```





```
3-Stage-DH pipeline
   module mkProc(Proc);
     Reg#(Addr) pc <- mkRegU;
     RFile
                       rf <- mkBypassRFile;
     IMemory
                     iMem <- mkIMemory;</pre>
     DMemory
                     dMem <- mkDMemory;</pre>
     Fifo#(1, Decode2Execute) d2e <- mkPipelineFifo;</pre>
     Scoreboard#(2) sb <- mkPipelineScoreboard;</pre>
                     // contains two instructions
     Reg#(Bool)
                  fEpoch <- mkReg(False);</pre>
     Reg#(Bool)
                   eEpoch <- mkReg(False);</pre>
     Fifo#(Addr) execRedirect <- mkBypassFifo;</pre>
March 13, 2013
                    http://csg.csail.mit.edu/6.375
                                                      L11-22
```

```
3-Stage-DH pipeline
    doFetch rule
    rule doFetch;
        let inst = iMem.req(pc);
        if(execRedirect.notEmpty) begin
         fEpoch <= !fEpoch; pc <= execRedirect.first;
         execRedirect.deq;
                                 end
        else
        begin
          let ppc = nextAddrPredictor(pc); let dInst = decode(inst);
          let stall = sb.search1(dInst.src1) | sb.search2(dInst.src2)
                      | | sb.search3(dInst.dst);;
          if(!stall)
             let rVal1 = rf.rd1(validRegValue(dInst.src1));
             let rVal2 = rf.rd2(validRegValue(dInst.src2));
             d2e.enq(Decode2Execute{pc: pc, ppc: ppc,
                 dlinst: dlnst, epoch: fEpoch,
                  rVal1: rVal1, rVal2: rVal2});
             sb.insert(dInst.rDst); pc <= ppc; end
        end
                                      Unchanged from 2-stage DH
    endrule
March 13, 2013
                        http://csg.csail.mit.edu/6.375
```

```
3-Stage-DH pipeline
    doExecute rule
     rule doExecute;
        let x = d2e.first;
        let dInst = x.dInst; let pc = x.pc;
        let ppc = x.ppc; let epoch = x.epoch;
        let rVal1 = x.rVal1; let rVal2 = x.rVal2;
        if(epoch == eEpoch) begin
          let eInst = exec(dInst, rVal1, rVal2, pc, ppc);
          if(eInst.iType == Ld) eInst.data <-</pre>
           dMem.req(MemReq{op:Ld, addr:eInst.addr, data:?});
          else if (eInst.iType == St) let d <-</pre>
            dMem.req(MemReq{op:St, addr:eInst.addr, data:eInst.data});
          16 /107707147/0Tma+
          e2c.enq(Exec2Commit{dst:eInst.dst, data:eInst.data});
          if(eInst.mispredict) begin
            execRedirect.enq(eInst.addr); eEpoch <= !eEpoch; end
         else e2c.enq(Exec2Commit{dst:Invalid, data:?});
        d2e.deq; sb.remove;
     endrule
March 13, 2013
                        http://csg.csail.mit.edu/6.375
                                                                  L11-24
```

```
3-Stage-DH pipeline

doCommit rule

rule doCommit;

let dst = eInst.first.dst;


let data = eInst.first.data;


if(isValid(dst))


rf.wr(tuple2(validValue(dst), data);

e2c.deq;
sb.remove;
endrule

March 13, 2013 http://csg.csail.mit.edu/6.375 L11-25
```







```
Normal Register File

module mkRFile(RFile);
Vector#(32,Reg#(Data)) rfile <- replicateM(mkReg(0));

method Action wr(RIndx rindx, Data data);
if(rindx!=0) rfile[rindx] <= data;
endmethod
method Data rdl(RIndx rindx) = rfile[rindx];
method Data rd2(RIndx rindx) = rfile[rindx];
endmodule

{rd1, rd2} < wr
```

```
Bypass Register File
    with external bypassing
    module mkBypassRFile(BypassRFile);
     RFile rf <- mkRFile;
                                       \{rf.rd1, rf.rd2\} < rf.wr
      Fifo#(1, Tuple2#(RIndx, Data))
                  bypass <- mkBypassSFifo;</pre>
       begin rf.wr(bypass.first); bypass.deq end;
     method Action wr(RIndx rindx, Data data);
       if(rindex!==0) bypass.eng(tuple2(rindx, data));
     method Data rd1(RIndx rindx) =
         return (!bypass.search1(rindx)) ? rf.rd1(rindx)
                : bypass.read1(rindx);
     method Data rd2(RIndx rindx) =
        return (!bypass.search2(rindx)) ? rf.rd2(rindx)
                : bypass.read2(rindx);
                                               wr < \{rd1, rd2\}
    endmodule
March 13, 2013
                     http://csg.csail.mit.edu/6.375
```

```
Scoreboard implementation
    using searchable Fifos
     function Bool isFound
           (Maybe#(RIndx) dst, Maybe#(RIndx) src);
      return isValid(dst) && isValid(src) &&
                (validValue(dst) == validValue(src));
    endfunction
    module mkCFScoreboard(Scoreboard#(size));
      SFifo#(size, Maybe#(RIndx), Maybe#(RIndx))
          f <- mkCFSFifo(isFound);</pre>
      method insert = f.eng;
      method remove = f.deq;
      method search1 = f.search1;
      method search2 = f.search2;
     endmodule
March 13, 2013
                      http://csg.csail.mit.edu/6.375
```