






What is needed to make hardware design easier Extreme IP reuse Multiple instantiations of a block for different performance and application requirements Packaging of IP so that the blocks can be assembled easily to build a large system (black box model) Ability to do modular refinement Whole system simulation to enable concurrent hardware-software development























```
GCD:
    Another implementation
     module mkGCD (I_GCD);
         Reg#(Int#(32)) x <- mkRegU;
                                                Combine swap
                                              and subtract rule
         Reg#(Int#(32)) y <- mkReg(0)</pre>
         rule swapANDsub ((x > y) && (y != 0));
             x <= y; y <= x - y;
         endrule
         rule subtract ((x<=y) && (y!=0));</pre>
             y \ll y \sim x
         endrule
         method Action start(Int#(32) a, Int#(32) b)
            x \le a; y \le b;
         endmethod
         method Int#(32) result() if (y==0);
             return x;
                                    Does it compute faster?
         endmethod
                                    Does it take more resources?
     endmodule
                       http://csg.csail.mit.edu/6.375
February 11, 2013
```



```
Generated Verilog RTL:
    GCD
    module mkGCD(CLK,RST_N,start_a,start_b,EN_start,RDY_start,
                 result, RDY_result);
      input CLK; input RST_N;
    // action method start
     input [31 : 0] start_a; input [31 : 0] start_b; input EN_start;
      output RDY_start;
    // value method result
      output [31 : 0] result; output RDY_result;
    // register x and y
      reg [31 : 0] x;
      wire [31 : 0] x$D_IN; wire x$EN;
      reg [31 : 0] y;
      wire [31 : 0] y$D_IN; wire y$EN;
    // rule RL_subtract
      assign WILL_FIRE_RL_subtract = x_SLE_y __d3 && !y_EQ_0__d10 ;
    // rule RL_swap
      assign WILL_FIRE_RL_swap = !x_SLE_y__d3 && !y_EQ_0__d10 ;
February 11, 2013
                         http://csg.csail.mit.edu/6.375
                                                                  L02-13
```





```
GCD: A Simple Test Bench
     module mkTest ();
       Reg#(Int#(32)) state <- mkReg(0);</pre>
       I_GCD gcd <- mkGCD();</pre>
                                           Why do we need
                                           the state variable?
      rule go (state == 0);
                                           Is there any
         gcd.start (423, 142);
                                           timing issue in
        state <= 1;
                                           displaying the
       endrule
                                           result?
       rule finish (state == 1);
         $display ("GCD of 423 & 142 = %d", gcd.result());
         state <= 2;
       endrule
     endmodule
February 11, 2013
                        http://csg.csail.mit.edu/6.375
                                                             L02-16
```

```
GCD: Test Bench
   module mkTest ();
                                           Feeds all pairs (c1,c2)
      Reg#(Int#(32)) state <- mkReg(0);</pre>
                                                  1 < c1 < 7
                     c1 <- mkReg(1);
      Reg#(Int#(4))
                                                  1 < c2 < 63
                        c2 <- mkReg(1);
      Reg#(Int#(7))
                                           to GCD
      I_GCD
                       gcd <- mkGCD();
      rule req (state==0);
        gcd.start(signExtend(c1), signExtend(c2));
        state <= 1;
      endrule
      rule resp (state==1);
        $display ("GCD of %d & %d = %d", c1, c2, gcd.result());
        if (c1==7) begin c1 <= 1; c2 <= c2+1; end
                  else c1 <= c1+1;
        if (c1==7 && c2==63) state <= 2 else state <= 0;
      endrule
   endmodule
February 11, 2013
                       http://csg.csail.mit.edu/6.375
```

