






```
Combinational 32-bit multiply
    function Bit#(64) mul32(Bit#(32) a, Bit#(32) b);
          Bit\#(32) prod = 0;
          Bit#(32) tp = 0;
      for(Integer i = 0; i < 32; i = i+1)
      begin
                                             Combinational
         let m = (a[i] == 0)? 0 : b;
                                             circuit uses 31
         let sum = add32(m,tp,0);
                                             add32 circuits
         prod[i] = sum[0];
         tp = truncateLSB(sum);
      return {tp,prod};
    endfunction
February 19, 2013
                      http://csg.csail.mit.edu/6.375
```






























```
Multiply using registers
     function Bit#(64) mul32(Bit#(32) a, Bit#(32) b);
           Bit#(32) prod = 0;
           Bit#(32) tp = 0;
       for (Integer i = 0; i < 32; i = i+1)
       begin
          let m = (a[i]==0)? 0 : b;
          let sum = add32(m,tp,0);
          prod[i] = sum[0];
                                            Combinational
          tp = truncateLSB(sum);
                                            version
       return {tp,prod};
     endfunction
          Need registers to hold a, b, tp, prod and i
          Update the registers every cycle until we are done
February 19, 2013
                       http://csg.csail.mit.edu/6.375
                                                           L04-14
```







```
Replacing repeated
    selections by shifts
           Reg#(Bit#(32)) a <- mkRegU();
Reg#(Bit#(32)) b <- mkRegU();</pre>
           Reg#(Bit#(32)) prod <-mkRegU();</pre>
           Reg#(Bit#(32)) tp <- mkRegU();</pre>
           Reg#(Bit#(6)) i <- mkReg(32);</pre>
       rule mulStep if (i < 32);</pre>
          let m = (a[0] == 0)? 0 : b;
          a <= a >> 1;
          let sum = add32(m,tp,0);
          prod <= {sum[0], (prod >> 1)[30:0]};
          tp <= sum[32:1];
          i <= i+1;
       endrule
February 19, 2013
                        http://csg.csail.mit.edu/6.375
```









```
BSV Code for stage_f
    function Vector#(64, Complex#(n)) stage_f
             (Bit#(2) stage, Vector#(64, Complex#(n)) stage_in);
    Vector#(64, Complex#(n)) stage_temp, stage_out;
        for (Integer i = 0; i < 16; i = i + 1)</pre>
        begin
           Integer idx = i * 4;
           Vector#(4, Complex#(n)) x;
           x[0] = stage_in[idx]; x[1] = stage_in[idx+1];
x[2] = stage_in[idx+2]; x[3] = stage_in[idx+3];
           let twid = getTwiddle(stage, fromInteger(i));
           let y = bfly4(twid) x);
           stage_temp[idx] = y[0]; stage_temp[idx+1] = y[1];
           stage\_temp[idx+2] = y[2]; stage\_temp[idx+3] = y[3];
         end
       //Permutation
                                                          twid's are
        for (Integer i = 0; i < 64; i = i + 1)
                                                        mathematically
           stage_out[i] = stage_temp[permute[i]];
                                                           derivable
       return(stage_out);
                                                           constants
endfunction
February 19, 2013
                          http://csg.csail.mit.edu/6.375
                                                                   L04-21
```







Superfolded pipeline One Bfly-4 case If will be invoked for 48 dynamic values of stage If each invocation will modify 4 numbers in sReg If after 16 invocations a permutation would be done on the whole sReg If the province of the stage in the stage

```
Superfolded IFFT:
    stage function f
                         complex) stage_f
           (Bit#(2) stage, Vector#(64, Complex) stage_in);
                   Complex#(n)) stage temp, stage out;
        begin Bit#(2) stage
          Integer idx = i * 4;
          let twid = getTwiddle(stage, fromInteger(i));
          let y = bfly4(twid, stage_in[idx:idx+3]);
          stage_temp[idx] = y[0]; stage_temp[idx+1] = y[1];
          stage\_temp[idx+2] = y[2]; stage\_temp[idx+3] = y[3];
      //Permutation
       for (Integer i = 0; i < 64; i = i + 1)
          stage_out[i] = stage_temp[permute[i]];
    return(stage out);
    endfunction
                                should be done only when i=15
February 19, 2013
                       http://csg.csail.mit.edu/6.375
```

```
Code for the Superfolded
    stage function
   Function Vector#(64, Complex) f
           (Bit#(6) stagei, Vector#(64, Complex) stage_in);
      let i = stagei `mod` 16;
      let twid = getTwiddle(stagei `div` 16, i);
      let y = bfly4(twid, stage_in[i:i+3]);
      let stage_temp = stage_in;
      stage\_temp[i] = y[0];
      stage\_temp[i+1] = y[1];
                                              One Bfly-4 case
      stage_temp[i+2] = y[2];
      stage\_temp[i+3] = y[3];
      let stage_out = stage_temp;
      if (i == 15)
        for (Integer i = 0; i < 64; i = i + 1)
          stage_out[i] = stage_temp[permute[i]];
      return(stage_out);
   endfunction
February 19, 2013
                       http://csg.csail.mit.edu/6.375
```

| Dadas | Lipocof | D-1-4: | |
|-----------------|------------------------|------------------|--|
| Design Block | Lines of Code (BSV) | Relative Area | |
| Controller | 49 | 0% | |
| Scrambler | 40 | 0% | |
| Conv. Encoder | 113 | 0% | |
| Interleaver | 76 | 1% | |
| Mapper | 112 | 11% | |
| IFFT | 95 | (85%) | |
| Cyc. Extender | 23 | 3% | |

| re | 25 | sults (Only | y the IF | FT block is | changing) | |
|----------------------|----|-----------------------------|---------------|-------------------------------------|-----------------------|--|
| | | IFFT Design | Area (mm²) | Throughput Latency (CLKs/sym) | Min. Freq Required | |
| | | Pipelined | 5.25 | 04 | 1.0 MHz | |
| | | Combinational | 4.91 | 04 | 1.0 MHz | All these designs were done in less than 24 hours! |
| | _ | Folded (16 Bfly-4s) | 3.97 | 04 | 1.0 MHz | |
| The same source code | | Super-Folded (8 Bfly-4s) | 3.69 | 06 | 1.5 MHz | |
| | | SF(4 Bfly-4s) | 2.45 | 12 | 3.0 MHz | |
| | | SF(2 Bfly-4s) | 1.84 | 24 | 6.0 MHz | |
| | | SF (1 Bfly4) | 1.52 | 48 | 12 MHZ | |

