

Contributors to the course material

- Arvind, Rishiyur S. Nikhil, Joel Emer, Muralidaran Vijayaraghavan
- Staff and students in 6.375 (Spring 2013),
 6.S195 (Fall 2012), 6.S078 (Spring 2012)
 - Asif Khan, Richard Ruhler, Sang Woo Jun, Abhinav Agarwal, Myron King, Kermin Fleming, Ming Liu, Li-Shiuan Peh
- External
 - Prof Amey Karkare & students at IIT Kanpur
 - Prof Jihong Kim & students at Seoul Nation University
 - Prof Derek Chiou, University of Texas at Austin
 - Prof Yoav Etsion & students at Technion

October 16, 2013


http://csg.csail.mit.edu/6.s195

_13-2


```
Normal Register File
module mkRFile(RFile);
Vector#(32,Reg#(Data)) rfile <- replicateM(mkReg(0));

method Action wr(RIndx rindx, Data data);
   if(rindx!=0) rfile[rindx] <= data;
   endmethod
   method Data rd1(RIndx rindx) = rfile[rindx];
   method Data rd2(RIndx rindx) = rfile[rindx];
endmodule

{rd1, rd2} < wr
</pre>
October 16, 2013 http://csg.csail.mit.edu/6.s195
```



```
Scoreboard implementation
    using searchable Fifos
    module mkCFScoreboard(Scoreboard#(size));
      SFifo#(size, Maybe#(RIndx), Maybe#(RIndx))
          f <- mkCFSFifo(isFound);
      method insert = f.eng;
      method remove = f.deq;
      method search1 = f.search1;
      method search2 = f.search2;
    endmodule
    function Bool isFound
          (Maybe#(RIndx) dst, Maybe#(RIndx) src);
      return isValid(dst) && isValid(src) &&
                (fromMaybe(?,dst) == fromMaybe(?,src));
    endfunction
October 16, 2013
                      http://csg.csail.mit.edu/6.s195
```



```
3-Stage-DH pipeline
   module mkProc(Proc);
     Reg#(Addr) pc <- mkRegU;
     RFile
                     rf <- mkBypassRFile;
                 iMem <- mkIMemory;
     IMemory
     DMemory
                   dMem <- mkDMemory;
     Fifo#(1, Decode2Execute) d2e <- mkPipelineFifo;
     Scoreboard#(2) sb <- mkPipelineScoreboard;</pre>
                   // contains two instructions
     Reg#(Bool)
                 fEpoch <- mkReg(False);</pre>
     Reg#(Bool)
                  eEpoch <- mkReg(False);
     Fifo#(Addr) redirect <- mkBypassFifo;
October 16, 2013
                   http://csg.csail.mit.edu/6.s195
```

```
3-Stage-DH pipeline
doFetch rule
                                   Unchanged from 2-stage
rule doFetch;
   let inst = iMem.req(pc);
   if(redirect.notEmpty) begin
    fEpoch <= !fEpoch; pc <= redirect.first;
     redirect.deg; end
   else
   begin
     let ppc = nextAddrPredictor(pc); let dInst = decode(inst);
     let stall = sb.search1(dInst.src1)|| sb.search2(dInst.src2)
                 || sb.search3(dInst.dst);;
     if(!stall)
                              begin
        let rVal1 = rf.rd1(validRegValue(dInst.src1));
        let rVal2 = rf.rd2(validRegValue(dInst.src2));
        d2e.enq(Decode2Execute{pc: pc, ppc: ppc,
            dIinst: dInst, epoch: fEpoch,
            rVal1: rVal1, rVal2: rVal2});
        sb.insert(dInst.rDst); pc <= ppc; end
   end
endrule
                    http://csq.csail.mit.edu/6.s195
```

```
3-Stage-DH pipeline
    doExecute rule
    rule doExecute;
        let x = d2e.first;
        let dInst = x.dInst; let pc = x.pc;
        let ppc = x.ppc; let epoch = x.epoch;
        let rVal1 = x.rVal1; let rVal2 = x.rVal2;
        if (epoch == eEpoch) begin
         let eInst = exec(dInst, rVal1, rVal2, pc, ppc);
         if(eInst.iType == Ld) eInst.data <-</pre>
           dMem.req(MemReq{op:Ld, addr:eInst.addr, data:?});
          else if (eInst.iType == St) let d <+</pre>
           dMem.req(MemReq(op:St, addr:eInst.addr, data:eInst.data));
        _ e2c.enq(Exec2Commit{dst:eInst.dst, data:eInst.data});
          if(eInst.mispredict) begin
          redirect.enq(eInst.addr); eEpoch <= !eEpoch; end
                           end
        else e2c.eng(Exec2Commit{dst:Invalid, data:?});
        d2e.deq; sb.remove;
    endrule
October 16, 2013
                         http://csg.csail.mit.edu/6.s195
                                                                  L13-10
```

```
3-Stage-DH pipeline

doCommit rule

rule doCommit;

let dst = eInst.first.dst;

let data = eInst.first.data;


if(isValid(dst))

rf.wr(tuple2(fromMaybe(?,dst), data);


e2c.deq;
sb.remove;
endrule

October 16, 2013

http://csg.csail.mit.edu/6.s195
```



Architectural refinements Separating Fetch and Decode Replace magic memory by multicycle memory Multicycle functional units ... Nirav Dave, M.C. Ng, M. Pellauer, Arvind [Memocode 2010] A design flow based on modular refinement



```
Interface Arguments

Any subset of methods from a module interface
can be used to define a partial interface
   interface FifoEnq#(t);
   method Action enq(t x);
   endinterface


A function can be defined to extract the desired
   methods from an interface
   function FifoEnq#(t) getFifoEnq(Fifo#(n, t) f);
   return
   interface FifoEnq#(t);
   method Action enq(t x) = f.enq(x);
   endinterface
   endfunction
October 16, 2013

http://csg.csail.mit.edu/6.s195
```

```
Modular Processor
    module mkModularProc(Proc);
                      iMem <- mkIMemory;</pre>
      IMemory
                      dMem <- mkDMemory;
      DMemory
      Fifo# (Decode2Execute) d2e <- mkPipelineFifo;
      Fifo#(Addr) redirect <- mkBypassFifo;
                        rf <- mkBypassRFile;
      RFile
                        sb <- mkPipelineScoreboard;
      Scoreboard#(1)
                 fetch <- mkFetch(iMem, getFifoEnq(d2e),</pre>
                    getFifoDeq(redirect)
                    getRfRead(rf),
                    getSbInsSearch(sb);
      Execute execute <- mkExecute (dMem, getFifoDeg(d2e),
                    getFifoEng(redirect),
                    getRfW(rf), getSbRem(sb);
    endmodule
                    no rules - all communication takes place via
                    method calls to shared modules
                       http://csg.csail.mit.edu/6.s195
                                                           L13-16
October 16, 2013
```

```
Fetch Module continued
     rule fetch ;
        if(redirect.notEmpty) begin
           fEpoch <= !fEpoch; pc <= redirect.first;</pre>
          redirect.deq;
                              end
                                         Unchanged from 2-stage
          let instF = iMem.req(pc);
          let ppcF = nextAddrPredictor(pc);
          let dInst = decode(instF);
           let stall = sb.search1(dInst.src1)|| sb.search2(dInst.src2);
           if(!stall)
                                               begin
              let rVal1 = rf.rd1(validRegValue(dInst.src1));
             let rVal2 = rf.rd2(validRegValue(dInst.src2));
             d2e.enq(Decode2Execute{pc: pc, ppc: ppcF,
                  dlinst: dlnst, epoch: fEpoch,
                  rVal1: rVal1, rVal2: rVal2});
             sb.insert(dInst.dst); pc <= ppcF; end
         end
endrule
October 16, 2013
                          http://csg.csail.mit.edu/6.s195
                                                                     L13-18
```


```
Execute Module continued
     rule doExecute;
        let x = d2e.first; let dInstE = x.dInst;
        let pcE = x.pc; let ppcE = x.ppc;
                                              Unchanged from 2-stage
        let epoch = x.epoch;
        let rVal1E = x.rVal1; let rVal2E = x.rVal2;
        if(epoch == eEpoch) begin
          let eInst = exec(dInstE, rVal1E, rVal2E, pcE, ppcE);
         if(eInst.iType == Ld) eInst.data <-</pre>
           dMem.req(MemReq{op:Ld, addr:eInst.addr, data:?});
          else if (eInst.iType == St) let d <-</pre>
            dMem.req(MemReq(op:St, addr:eInst.addr, data:eInst.data));
          if(isValid(eInst.dst))
            rf.wr(fromMaybe(?, eInst.dst), eInst.data);
          if(eInst.mispredict) begin
               redirect.enq(eInst.addr); eEpoch <= !eEpoch; end end
        d2e.deg; sb.remove;
     endrule
October 16, 2013
                         http://csg.csail.mit.edu/6.s195
                                                                     L13-20
```





```
Fetch Module refinement
    module mkFetch (Imemory iMem,
                  FifoEng# (Decode2Execute) d2e,
                  FifoDeg# (Addr) redirect,
                 RegisterFileRead rf,
               ScoreboardInsert sb)
        Reg#(Addr) pc <- mkRegU;
        Reg#(Bool) fEpoch <- mkReg(False);</pre>
        Fifo#(Fetch2Decode) f2d <- mkPipelineFifo;</pre>
    rule fetch ;
        if(redirect.notEmpty) begin
    endrule
    rule decode ; .... endrule
    endmodule
October 16, 2013
                       http://csg.csail.mit.edu/6.s195
```


```
Fetch Module: Fetch rule
    rule fetch ;
        if (redirect.notEmpty) begin
          fEpoch <= !fEpoch; pc <= redirect.first;
         redirect.deg;
                        end
        else
       begin
          let instF = iMem.req(pc);
          let ppcF = nextAddrPredictor(pc);
          f2d.enq(Fetch2Decode{pc: pc, ppc: ppcF,
                      inst: instF, epoch: fEpoch);
         pc <= ppcF
        end
    endrule
October 16, 2013
                     http://csg.csail.mit.edu/6.s195
```

```
Fetch Module: Decode rule
    rule decode ;
          let x = f2d.first;
          let instD = x.inst; let pcD = x.pc; let ppcD = x.ppc
          let inEp = x.epoch
          let dInst = decode(instD);
          let stall = sb.search1(dInst.src1)|| sb.search2(dInst.src2);
                  || sb.search3(dInst.dst);
          if(!stall) begin
            let rVal1 = rf.rd1(validRegValue(dInst.src1));
             let rVal2 = rf.rd2(validRegValue(dInst.src2));
             d2e.enq(Decode2Execute{pc: pcD, ppc: ppcD,
                  dIinst: dInst, epoch: inEp;
                  rVal1: rVal1, rVal2: rVal2});
             sb.insert(dInst.dst);
             f2d.deq end
    endrule
October 16, 2013
                         http://csg.csail.mit.edu/6.s195
```










```
Fetch Module: 2nd
refinement
module mkFetch (Imemory iMem,
               FifoEng# (Decode2Execute) d2e,
               FifoDeg# (Addr) redirect,
               RegisterFileRead rf,
               ScoreboardInsert sb)
                      pc <- mkReqU;
    Reg# (Addr)
    Reg#(Bool)
                  fEpoch <- mkReg(False);</pre>
    Fifo# (Fetch2Decode) f2d <- mkPipelineFifo;
    Fifo#(Fetch2Decode) f12f2 <- mkBypassFifo;
rule fetch1 ; .... endrule
rule fetch1 ; .... endrule
rule decode ; ... endrule
endmodule
                 http://csg.csail.mit.edu/6.s195
```



Fetch Module: Fetch2 rule rule doFetch2; let inst <- iCache.resp; let x = f12f2.first; x.inst = inst; f12f2.deq; f2d.enq(x); endrule October 16, 2013 http://csg.csail.mit.edu/6.s195

Takeaway

- Multistage pipelines are straightforward extensions of 2-stage pipelines
- Modular refinement is a powerful idea; lets different teams work on different modules with only an early implementation of other modules
- BSV compiler currently does not permit separate compilation of modules with interface parameters
- Recursive call structure amongst modules is supported by the compiler in a limited way.
 - The syntax is complicated
 - Compiler detects and rejects truly cyclic method calls

October 16, 2013 http://csg.csail.mit.edu/6.s195 L13-32