



Server microprocessors also need specialized blocks compression/decompression encryption/decryption intrusion detection and other

- security related solutions Dealing with spam
- Self diagnosing errors and masking them

February 6, 2013

http://csg.csail.mit.edu/6.375

Real power saving implies specialized hardware


- ♦ H.264 video decoder implementations in software vs. hardware
 - the power/energy savings could be 100 to 1000 fold


but our mind set is that hardware design is: New design

- Difficult, risky
 - flows and tools Increases time-to-macan change this
- Inflexible, brittle, er mind set
 - Difficult to deal with changing standards, ...

February 6, 2013

http://csg.csail.mit.edu/6.375





To reduce the design cost of SoCs we need ...

Extreme IP reuse

"Intellectual Property"

- Multiple instantiations of a block for different performance and application requirements
- Packaging of IP so that the blocks can be assembled easily to build a large system (black box model)
- Architectural exploration to understand cost, power and performance tradeoffs
- Full system simulations for validation and verification

February 6, 2013

http://csg.csail.mit.edu/6.375


_01-1


Hardware design today is like programming was in the fifties, i.e., before the invention of high-level languages

February 6, 2013


http://csg.csail.mit.edu/6.375


_01-12








Bluespec A new way of expressing behavior A formal method of composing modules with parallel interfaces (ports) Compiler manages muxing of ports and associated control Powerful and zero-cost parameterization of modules Encapsulation of C and Verilog codes using Bluespec wrappers Helps Transaction Level modeling → Smaller, simpler, clearer, more correct code → not just simulation, synthesis as well http://csg.csail.mit.edu/6.375 February 6, 2013 L01-15























FPGAs: a new opportunity * "Big" FPGAs have become widely available A multicore can be emulated on one FPGA but the programming model is RTL and not too many people design hardware Enable the use of FPGAs via Bluespec February 6, 2013 http://csg.csail.mit.edu/6.375



6.375 Complex Digital Systems: 2011 projects

- Optical flow in Harvard Robo Bee project
- Spinal Codes for Wireless Communication
- Data Movement Control Instruction and OS extension for multicore PPC
- H.265 Motion Estimation for video compression
 - A chip was fabricated soon afterwards
- Hard Viterbi Decoder

6 weeks of individual lab work + 6-week group projects

Fun: Design systems that you never thought you would design in a course

2

Resources – beyond TA, mentors and classmates

- Lecture slides (with animation)
 - Make sure you sure you understand the lectures before exploring other materials
 - http://csg.csail.mit.edu/6.375/handouts.html
- BSV By Example, Rishiyur S. Nikhil and Kathy R. Czeck (2010)
- Computer Architecture: A Constructive Approach, Arvind, Rishiyur
 S. Nikhil, Joel S. Emer, and Murali Vijayaraghavan (2012)
 - Uses Executable and Synthesizable processor Specifications
- Bluespec System Verilog Reference manual
- Bluespec System Verilog Users guide
 - How to use all the tools for developing BSV programs

February 6, 2013 http://csg.csail.mit.edu/6.375

L01-28