


Contributors to the course material

- Arvind, Rishiyur S. Nikhil, Joel Emer, Muralidaran Vijayaraghavan
- Staff and students in 6.375 (Spring 2013),
 6.S195 (Fall 2012), 6.S078 (Spring 2012)
 - Asif Khan, Richard Ruhler, Sang Woo Jun, Abhinav Agarwal, Myron King, Kermin Fleming, Ming Liu, Li-Shiuan Peh
- External
 - Prof Amey Karkare & students at IIT Kanpur
 - Prof Jihong Kim & students at Seoul Nation University
 - Prof Derek Chiou, University of Texas at Austin
 - Prof Yoav Etsion & students at Technion


September 30, 2013


http://csg.csail.mit.edu/6.S195


.09-2




```
Single-Cycle Implementation
    code structure
    module mkProc(Proc);
                                        to be explained later
      Reg#(Addr) pc <- mkRegU;
      RFile
               rf <- mkRFile;
                                            instantiate the state
      IMemory
                  iMem <- mkIMemory;
      DMemory
                 dMem <- mkDMemory;</pre>
      rule doProc;
        let inst = iMem.req(pc);
                                            extracts fields
        let dInst = decode(inst);
                                            needed for
        let rVal1 = rf.rd1(dInst.rSrc1);
                                            execution
        let rVal2 = rf.rd2(dInst.rSrc2);
        let eInst = exec(dInst, rVal1, rVal2, pc);
                                            produces values
         update rf, pc and dMem
                                            needed to
                                            update the
                                            processor state
                       http://csg.csail.mit.edu/6.S195
September 30, 2013
```










```
Decoded Instruction
    typedef struct {
     IType
                       iType;
                                                 Destination
     AluFunc
                       aluFunc;
                                                 register 0 behaves
     BrFunc
                       brFunc;
                                                 like an Invalid
     Maybe#(FullIndx) dst;-
                                                 destination
    Maybe# (FullIndx) src1;
     Maybe#(FullIndx) src2;
                                                 Instruction groups
     Maybe#(Data) imm;
                                                 with similar
    } DecodedInst deriving(Bits, Eq);
                                                 executions paths
    typedef enum {Unsupported, Alu, Ld, St, J, Jr, Br}
    IType deriving (Bits, Eq);
    typedef enum {Add, Sub, And, Or, Xor, Nor, Slt, Sltu,
    LShift, RShift, Sra} AluFunc deriving (Bits, Eq);
    typedef enum {Eq, Neg, Le, Lt, Ge, Gt, AT, NT} BrFunc
    deriving(Bits, Eq);
    FullIndx is similar to RIndx; to be explained later
September 30, 2013
                       http://csq.csail.mit.edu/6.S195
```



```
Naming the opcodes
Bit# (6) opADDIU = 6'b001001;
Bit#(6) opSLTI = 6'b001010;
                              bit patterns are specified
Bit#(6) opLW = 6'b100011;
                              in the SMIPS ISA
Bit#(6) opSW = 6'b101011;
Bit#(6) opJ = 6'b000010;
Bit#(6) opBEQ
               = 6'b000100;
Bit#(6) opfUNC = 6'b000000;
Bit#(6) fcADDU = 6'b100001;
Bit#(6) fcAND = 6'b100100;
Bit#(6) fcJR = 6'b001000;
Bit#(6) opRT = 6'b000001;
Bit#(6) rtBLTZ = 5'b000000;
Bit#(6) rtBGEZ = 5'b00100;
                http://csq.csail.mit.edu/6.S195
```

```
Instruction Groupings
    instructions with common execution steps
    case (opcode)
      opADDIU, opSLTI, opSLTIU, opANDI, opORI, opXORI, opLUI: ...
      opLW: ...
      opSW: ...
      opJ, opJAL: ...
                                                          These
      opBEQ, opBNE, opBLEZ, opBGTZ, opRT: ...
                                                         groupings
      opFUNC: case (funct)
                                                           are
            fcJR, fcJALR: .
                                                        somewhat
           fcSLL, fcSRL, fcSRA: ...
fcSLLV, fcSRLV, fcSRAV: ...
                                                         arbitrary
           fcADDU, fcSUBU, fcAND, fcOR, fcXOR,
                     fcNOR, fcSLT, fcSLTU: ...;
           default: // Unsupported
              endcase
      default: // Unsupported
    endcase;
September 30, 2013
                         http://csg.csail.mit.edu/6.S195
                                                                  L09-12
```

```
Decoding Instructions:
I-Type ALU
opaddiu, opstti, opsttiu, opandi, opori, opxori, optui:
begin
     dInst.iType = Alu;
     dInst.aluFunc = case (opcode)
                     opADDIU, opLUI: Add;
                    opSLTI: Slt; opSLTIU: Sltu;
                   opANDI: And; opORI: Or;
                   opXORI: Xor;
                                    almost like writing
                   endcase;
                 = validReg(rt);
                                      (Valid rt)
     dInst.src1 = validReg(rs);
     dInst.src2 = Invalid;
               = Valid (case (opcode)
     dInst.imm
          opADDIU, opSLTI, opSLTIU: signExtend(imm);
          opLUI:
                                    {imm, 16'b0};
                          endcase);
     dInst.brFunc = NT;
                 http://csg.csail.mit.edu/6.S195
```

```
Decoding Instructions:
   Load & Store
    opLW: begin
            dInst.iType | = Ld;
            dInst.aluFunc = Add;
            dInst.rDst = validReg(rt);
                         = validReg(rs);
            dInst.rSrc1
            dInst.rSrc2 = Invalid;
                          = Valid (signExtend(imm));
            dInst.imm
            dInst.brFunc = NT;
                                        end
    opSW: begin
            dInst.iType
                          + St;
            dInst.aluFunc = Add;
            dInst.rDst = Invalid;
            dInst.rSrc1 = validReg(rs);
            dInst.rSrc2
                          = validReg(rt);
                          = Valid(signExtend(imm));
            dInst.brFunc
                          = NT;
                                        end
                                                      L09-14
September 30, 2013
                    http://csg.csail.mit.edu/6.S195
```

```
Decoding Instructions:

Jump

opJ, opJAL:
begin

dInst.iType = J;
dInst.rDst = opcode==opJ ? Invalid:
validReg(31);
dInst.rSrc1 = Invalid;
dInst.rSrc2 = Invalid;
dInst.imm = Valid(zeroExtend(
{target, 2'b00}));
dInst.brFunc = AT;
end

September 30, 2013 http://csg.csail.mit.edu/6.S195 L09-15
```

```
Decoding Instructions:
   Branch
      opBEQ, opBNE, opBLEZ, opBGTZ, opRT:
      begin
         dInst.iType = Br;
         dInst.brFunc = case(opcode)
           opBEQ: Eq; opBNE: Neq;
           opBLEZ: Le;
                            opBGTZ: Gt;
           opRT: (rt==rtBLTZ ? Lt : Ge);
         endcase;
         dInst.dst = Invalid;
         dInst.src1 = validReg(rs);
         dInst.src2 = (opcode==opBEQ||opcode==opBNE)?
                        validReg(rt) : Invalid;
         dInst.imm = Valid(signExtend(imm) << 2);</pre>
       end
                                                      L09-16
September 30, 2013
                    http://csg.csail.mit.edu/6.S195
```

```
Decoding Instructions:
   opFUNC, JR
   opFUNC:
   case (funct)
     fcJR, fcJALR:
         begin
            dInst.iType = Jr;
            dInst.dst | = funct == fcJR? Invalid:
                                        validReg(rd);
           dInst.src1 = validReg(rs);
            dInst.src2 = Invalid;
            dInst.imm = Invalid;
           dInst.brFunc = AT; JALR stores the pc in rd as
          end
                                    opposed to JAL which
                                    stores the pc in R31
     fcSLL, fcSRL, fcSRA: ...
September 30, 2013
                     http://csg.csail.mit.edu/6.S195
```

```
Decoding Instructions:
    opFUNC- ALU ops
    fcADDU, fcSUBU, fcAND, fcOR, fcXOR, fcNOR, fcSLT, fcSLTU:
    begin
       dInst.iType = Alu;
       dInst.aluFunc = case (funct)
            fcADDU: Add; fcSUBU: Sub; fcAND: And; fcOR: Or;
            fcXOR : Xor; fcNOR : Nor;
       fcSLT : Slt; fcSLTU: Sltu; endcase;
       dInst.dst = validReg(rd);
       dInst.src1 = validReg(rs);
       dInst.src2 = validReg(rt);
                   = Invalid;
       dInst.imm
       dInst.brFunc = NT
    end
    default: // Unsupported
    endcase
                                                           L09-18
September 30, 2013
                      http://csg.csail.mit.edu/6.S195
```


```
Decoding Instructions:


Unsupported instruction


default:
begin

dInst.iType = Unsupported;
dInst.dst = Invalid;
dInst.src1 = Invalid;
dInst.src2 = Invalid;
dInst.imm = Invalid;
dInst.brFunc = NT;
end
endcase

September 30, 2013 http://csg.csail.mit.edu/6.S195 L09-19
```








```
Execute Function
   function ExecInst exec (DecodedInst dInst, Data rVall,
                  Data rVal2, Addr pc);
     ExecInst eInst = ?;
     Data aluVal2 = fromMaybe(rVal2, dInst.imm);
                = alu(rVal1, aluVal2, dInst.aluFunc);
     let aluRes
     eInst.iType
     eInst.data
     let brTaken
                  =brAddrCalc(pc, rVal1, dInst.iType,
     let brAddr
                      fromMaybe(?, dInst.imm), brTaken);
     eInst.brTaken = brTaken;
     eInst.addr = (dInst.iType==Ld | | dInst.iType==St)?
                      aluRes : brAddr;
     eInst.dst
                  =dInst.dst;
     return eInst;
   endfunction
September 30, 2013
                    http://csq.csail.mit.edu/6.S195
```


```
Single-Cycle SMIPS atomic state
    updates
        if(eInst.iType == Ld)
          eInst.data <- dMem.reg(MemReg{op: Ld,
                          addr: eInst.addr, data: ?});
        else if (eInst.iType == St)
          let dummy <- dMem.req(MemReq{op: St,</pre>
                           addr: eInst.addr, data: data);
        if(isValid(eInst.dst))
            rf.wr(validRegValue(eInst.dst), eInst.data);
        pc <= eInst.brTaken ? eInst.addr : pc + 4;</pre>
   endrule
                                                 state updates
    endmodule
                The whole processor is described using one rule;
                lots of big combinational functions
                       http://csg.csail.mit.edu/6.S195
September 30, 2013
```



Coprocessor Registers MIPS allows extra sets of 32-registers each to support system calls, floating point, debugging etc. These registers are known as coprocessor registers The registers in the nth set are written and read using instructions MTCn and MFCn, respectively Set 0 is used to get the results of program execution (Pass/Fail), the number of instructions executed and the cycle counts Type FullIndx is used to refer to the normal registers plus the coprocessor set 0 registers function validRegValue (FullIndx r) returns index of r typedef Bit#(5) RIndx; typedef enum {Normal, CopReg} RegType deriving (Bits, Eq); typedef struct {RegType regType; RIndx idx;} FullIndx; deriving (Bits, Eq);

http://csg.csail.mit.edu/6.S195

Code with coprocessor calls let copVal = cop.rd(validRegValue(dInst.src1)); let eInst = exec(dInst, rVal1, rVal2, pc, copVal); pass coprocessor register values to execute MFCO cop.wr(eInst.dst, eInst.data); write coprocessor registers (MTCO) and indicate the completion of an instruction We did not show these lines in our processor to avoid cluttering the slides September 30, 2013 http://csg.csail.mit.edu/6.S195 L09-28



Ha	rdw	ire	d C	Cont	rol	Ta	ble	
Opcode	ExtSel	BSrc	OpSel	MemW	RegW	WBSrc	RegDst	PCSrc
ALU	*	Reg	Func	no	yes	ALU	rd	pc+4
ALUi	sExt ₁₆	lmm	Ор	no	yes	ALU	rt	pc+4
ALUiu	uExt ₁₆	Imm	Op	no	yes	ALU	rt	pc+4
LW	sExt ₁₆	lmm	+	no	yes	Mem	rt	pc+4
SW	sExt ₁₆	lmm	+	yes	no	*	*	pc+4
$BEQZ_{z=0}$	sExt ₁₆	*	0?	no	no	*	*	br
$BEQZ_{z=1}$	sExt ₁₆	*	0?	no	no	*	*	pc+4
J	*	*	*	no	no	*	*	jabs
JAL	*	*	*	no	yes	PC	R31	jabs
JR	*	*	*	no	no	*	*	rind
JALR	*	*	*	no	yes	PC	R31	rind