

Contributors to the course material


- Arvind, Rishiyur S. Nikhil, Joel Emer, Muralidaran Vijayaraghavan
- Staff and students in 6.375 (Spring 2013),
 6.S195 (Fall 2012), 6.S078 (Spring 2012)
 - Asif Khan, Richard Ruhler, Sang Woo Jun, Abhinav Agarwal, Myron King, Kermin Fleming, Ming Liu, Li-Shiuan Peh
- External
 - Prof Amey Karkare & students at IIT Kanpur
 - Prof Jihong Kim & students at Seoul Nation University
 - Prof Derek Chiou, University of Texas at Austin
 - Prof Yoav Etsion & students at Technion

September 9, 2013

http://csg.csail.mit.edu/6.s195

.03-2

Content Introduce sequential circuits as a way of saving area Edge triggered Flipflop Register New BSV concepts state elements rules and actions for describing dynamic behavior modules and methods September 9, 2013 http://csg.csail.mit.edu/6.s195



```
Combinational 32-bit multiply
    function Bit#(64) mul32(Bit#(32) a, Bit#(32) b);
         Bit#(32) tp = 0;
         Bit#(32) prod = 0;
      for(Integer i = 0; i < 32; i = i+1)
                                            Combinational
                                            circuit uses 31
     begin
                                            add32 circuits
        Bit#(32) m = (a[i]==0)? 0 : b;
        Bit#(33) sum = add32(m, tp, 0);
        prod[i:i] = sum[0];
                     = sum[32:1];
      end
      return {tp,prod};
    endfunction
September 9, 2013
```

Design issues with combinational multiply


- Lot of hardware
 - 32-bit multiply uses 31 add32 circuits
- Long chains of gates
 - 32-bit ripple carry adder has a 31-long chain of gates
 - 32-bit multiply has 31 ripple carry adders in sequence!


The speed of a combinational circuit is determined by its longest input-to-output path


Can we do better?


September 9, 2013


http://csg.csail.mit.edu/6.s195

























```
Using registers in Multiply
     function Bit# (64) mul32 (Bit# (32) a, Bit# (32) b);
            Bit\#(32) prod = 0;
           Bit#(32) tp = 0;
       for (Integer i = 0; i < 32; i = i+1)</pre>
       begin
           Bit#(32) m = (a[i] == 0)? 0 : b;
           Bit#(33) sum = add32(m, tp, 0);
          prod[i:i] = sum[0];
                                              Combinational
           tp = sum[32:1];
                                             version
       return {tp,prod};
     endfunction
          Need registers to hold a, b, tp, prod and i
          Update the registers every cycle until we are done
                                                              L03-16
September 9, 2013
                         http://csg.csail.mit.edu/6.s195
```

```
Sequential Circuit for Multiply
           Reg#(Bit#(32)) a <- mkRegU();</pre>
           Reg#(Bit#(32)) b <- mkRegU();
                                                          state
           Reg#(Bit#(32)) prod <-mkRegU();</pre>
                                                        elements
           Reg#(Bit#(32)) tp <- mkReg(0);
           Req#(Bit#(6)) i <- mkReq(32);
       rule mulStep if (i < 32);</pre>
          Bit#(32) m = (a[i]==0)? 0 : b
                                                         a rule to
          Bit#(33) sum = add32(m, tp, 0);
                                                         describe
          prod[i] <= sum[0];
                                                           the
          tp <= sum[32:1];
                                                         dynamic
          i \le i+1;
                                                         behavior
       endrule
                  similar to the
                                        So that the rule won't
                  loop body in the
                                       fire until i is set to
                  combinational
                                       some other value
                  version
September 9, 2013
                          http://csg.csail.mit.edu/6.s195
```



```
Replacing repeated
    selections by shifts
           Reg#(Bit#(32)) a <- mkRegU();</pre>
           Reg#(Bit#(32)) b <- mkRegU();
           Reg#(Bit#(32)) prod <-mkRegU();</pre>
           Reg#(Bit#(32)) tp <- mkReg(0);
          Reg#(Bit#(6)) i <- mkReg(32);
      rule mulStep if (i < 32);</pre>
         Bit#(32) m = (a[0] == 0)? 0 : b;
         a <= a >> 1;
         Bit#(33) sum = add32(m, tp, 0);
         prod <= {sum[0], prod[31:1]};</pre>
         tp <= sum[32:1];
         i \le i+1;
      endrule
September 9, 2013
                        http://csg.csail.mit.edu/6.s195
```




Circuit analysis


- Number of add32 circuits has been reduced from 31 to one, though some registers and muxes have been added
- ◆ The longest combinational path has been reduced from 31 serial add32's to one add32 plus a few muxes
- The sequential circuit will take 31 clock cycles to compute an answer


September 9, 2013


http://csq.csail.mit.edu/6.s195

Modules We often package sequential circuits into modules to hide the details September 9, 2013 http://csg.csail.mit.edu/6.s195









```
Sequential n-bit multiply
    module mkMultiplyN (MultiplyN#(n));
           Reg#(Bit#(n)) a <- mkRegU();</pre>
           Reg#(Bit#(n)) b <- mkRegU();</pre>
           Reg#(Bit#(n)) prod <-mkRegU();</pre>
          Reg#(Bit#(n)) tp <- mkReg(0);
          let nv = fromInteger(valueOf(n));
          Reg#(Bit#(TAdd#(TLog#(n),1))) i \leftarrow mkReg(nv);
      rule mulStep if (i != nv);
         Bit#(n) m = (a[0]==0)? 0 : b;
         Bit# (Tadd#(n,1)) sum = addN (m, tp, 0);
         prod <= {sum[0], prod[(nv-1):1]};
         tp <= sum[32:1]; a <= a >> 1; i <= i+1;
      endrule
      method Action start (Bit# (n) aIn, Bit# (n) bIn) if (i == nv);
         a <= aIn; b <= bIn; i <= 0; tp <= 0; prod <= 0;
      endmethod
      method Bit#(Tadd#(n,n)) result() if (i == nv);
         return {tp,prod};
endmethod endmodule
September 9, 2013 ht
                           http://csg.csail.mit.edu/6.s195
```

