






```
Single-Cycle Implementation
   code structure
   module mkProc(Proc);
     Reg#(Addr) pc <- mkRegU;
            rf <- mkRFile;
     RFile
     IMemory iMem <- mkIMemory
     DMemory dMem <- mkDMemory;
     rule doProc;
       let inst = iMem.req(pc);
       let dInst = decode(inst);
       let rVal1 = rf.rdl(dInst.rSrc1);
       let rVal2 = rf.rd2(dInst.rSrc2);
       let eInst = exec(dInst, rVal1, rVal2, pc);
        update rf, pc and dMem
March 6, 2013
                     http://csg.csail.mit.edu/6.375
```

















```
Instruction Groupings
    instructions with common execution steps
    case (opcode)
      opADDIU, opSLTI, opSLTIU, opANDI, opORI, opXORI, opLUI: ...
      opLW: ...
      opSW: ...
      opJ, opJAL: ...
                                                          These
      opBEQ, opBNE, opBLEZ, opBGTZ, opRT: ...
                                                        groupings
      opFUNC: case (funct)
                                                           are
            fcJR, fcJALR: ...
                                                        somewhat
            fcSLL, fcSRL, fcSRA: ...
                                                        arbitrary
            fcSLLV, fcSRLV, fcSRAV: ...
           fcADDU, fcSUBU, fcAND, fcOR, fcXOR,
           fcNOR, fcSLT, fcSLTU: ...;
default: // Unsupported
               endcase
      default: // Unsupported
    endcase;
March 6, 2013
                         http://csg.csail.mit.edu/6.375
                                                                 L09-11
```

```
Decoding Instructions:
    I-Type ALU
    opADDIU, opSLTI, opSLTIU, opANDI, opORI, opXORI, opLUI:
    begin
         dInst.iType = Alu;
         dInst.aluFunc = case (opcode)
                         opADDIU, opLUI: Add;
                         opSLTI: Slt; opSLTIU: Sltu;
                         opANDI: And; opORI: Or;
                         opXORI: Xor;
                                          almost like writing
                       endcase;
         dInst.dst
                     = validReg(rt);
                                           (Valid rt)
         dInst.src1 = validReg(rs);
         dInst.src2 = Invalid;
                     = Valid (case(opcode)
         dInst.imm
              opADDIU, opSLTI, opSLTIU: signExtend(imm);
              opLUI:
                                         {imm, 16'b0};
                               endcase);
         dInst.brFunc = NT;
end
March 6, 2013
                      http://csg.csail.mit.edu/6.375
                                                        L09-12
```

```
Decoding Instructions:
    Load & Store
     opLW: begin
             dInst.iType = Ld;
             dInst.aluFunc = Add;
             dInst.rDst = validReg(rt);
dInst.rSrcl = validReg(rs);
             dInst.rSrc2 = Invalid;
             dInst.imm = Valid (signExtend(imm));
             dInst.brFunc = NT;
                                           end
     opSW: begin
             dInst.iType = St;
             dInst.aluFunc = Add;
             dInst.rDst = Invalid;
             dInst.rSrc1 = validReg(rs);
             dInst.rSrc2 = validReg(rt);
             dInst.imm = Valid(signExtend(imm));
dInst.brFunc = NT; end
March 6, 2013
                     http://csg.csail.mit.edu/6.375
```

```
Decoding Instructions:

Jump

opJ, opJAL:
begin

dInst.iType = J;
dInst.rDst = opcode==opJ ? Invalid:
validReg(31);


dInst.rSrc1 = Invalid;
dInst.rSrc2 = Invalid;
dInst.imm = Valid(zeroExtend(
{target, 2'b00}));
dInst.brFunc = AT;
end


March 6, 2013 http://csg.csail.mit.edu/6.375 L09-14
```


```
Decoding Instructions:
   Branch
      opBEQ, opBNE, opBLEZ, opBGTZ, opRT:
      begin
         dInst.iType = Br;
         dInst.brFunc = case(opcode)
          opBEQ: Eq; opBNE: Neq;
          opBLEZ: Le; opBGTZ: Gt;
           opRT: (rt==rtBLTZ ? Lt : Ge);
         endcase;
         dInst.dst = Invalid;
         dInst.src1 = validReg(rs);
         dInst.src2 = (opcode==opBEQ||opcode==opBNE)?
                         validReg(rt) : Invalid;
         dInst.imm = Valid(signExtend(imm) << 2);</pre>
       end
March 6, 2013
                    http://csg.csail.mit.edu/6.375
                                                    L09-15
```

```
Decoding Instructions:
    opFUNC, JR
    opFUNC:
    case (funct)
     fcJR, fcJALR:
         begin
           dInst.iType = Jr;
           dInst.dst = funct == fcJR? Invalid:
                                        validReg(rd);
           dInst.src1 = validReg(rs);
           dInst.src2 = Invalid;
           dInst.imm
                        = Invalid;
           dInst.brFunc = AT;
          end
      fcSLL, fcSRL, fcSRA: ...
March 6, 2013
                     http://csg.csail.mit.edu/6.375
```

```
Decoding Instructions:
    opFUNC- ALU ops
    fcADDU, fcSUBU, fcAND, fcOR, fcXOR, fcNOR, fcSLT, fcSLTU:
    begin
       dInst.iType = Alu;
       dInst.aluFunc = case (funct)
             fcADDU: Add; fcSUBU: Sub; fcAND: And; fcOR: Or;
            fcXOR : Xor; fcNOR : Nor;
          fcSLT: Slt; fcSLTU: Sltu; endcase;
       dInst.dst = validReg(rd);
       dInst.src1 = validReg(rs);
       dInst.src2 = validReg(rt);
       dInst.imm = Invalid;
       dInst.brFunc = NT
    default: // Unsupported
    endcase
March 6, 2013
                      http://csg.csail.mit.edu/6.375
```










```
Execute Function
    function ExecInst exec(DecodedInst dInst, Data rVall,
                     Data rVal2, Addr pc);
      ExecInst eInst = ?;
      Data aluVal2 =
      let aluRes
      eInst.iType
      eInst.data
      let brTaken
      let brAddr
      eInst.brTaken =
      eInst.addr
      eInst.dst
      return eInst;
    endfunction
March 6, 2013
                       http://csg.csail.mit.edu/6.375
```


```
Single-Cycle SMIPS atomic state
    updates
        if(eInst.iType == Ld)
          eInst.data <- dMem.req(MemReq{op: Ld,
                          addr: eInst.addr, data: ?});
        else if (eInst.iType == St)
          let dummy <- dMem.req(MemReq{op: St,</pre>
                          addr: eInst.addr, data: data});
        if(isValid(eInst.dst))
             rf.wr(validRegValue(eInst.dst), eInst.data);
        pc <= eInst.brTaken ? eInst.addr : pc + 4;</pre>
    endrule
                                                 state updates
    endmodule
                       http://csg.csail.mit.edu/6.375
March 6, 2013
                                                           L09-24
```



Hardwired Control Table								
Opcode	ExtSel	BSrc	OpSel	MemW	RegW	WBSrc	RegDst	PCSrc
ALU	*	Reg	Func	no	ves	ALU	rd	pc+4
ALUi	sExt <sub>16</sub>	) (	Ор	no	ves	ALU	rt	pc+4
ALUiu	uExt <sub>16</sub>		Op	no	yes	ALU	rt	pc+4
LW	sExt <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4
SW	sExt <sub>16</sub>	Imm	+	yes	no	*	*	pc+4
$BEQZ_{z=0}$	sExt <sub>16</sub>	*	0?	no	no	*	*	br
BEQZ <sub>z=1</sub>	sExt <sub>16</sub>		0?	no	no	*	*	pc+4
J	*	*	*	no	no	*	*	jabs
JAL	*	*	*	no	ves	PC	R31	jabs
JR	******	*	*	no	no	*	*****	rind
JALR	*****	*	*****	no	yes	PC	R31	rind
****					,			









```
Two-Cycle SMIPS
    module mkProc(Proc);
      Reg#(Addr) pc <- mkRegU;
      RFile rf <- mkRFile;
      IMemory iMem <- mkIMemory;</pre>
      DMemory dMem <- mkDMemory;
      Reg#(Data) f2d <- mkRegU;</pre>
      Reg#(State) state <- mkReg(Fetch);</pre>
      rule doFetch (state == Fetch);
          let inst = iMem.req(pc);
          f2d <= inst;
          state <= Execute;</pre>
      endrule
March 6, 2013
                       http://csg.csail.mit.edu/6.375
                                                           L09-30
```

```
Two-Cycle SMIPS
    rule doExecute(stage==Execute);
       let inst = f2d;
       let dInst = decode(inst);
       let rVal1 = rf.rd1(validRegValue(dInst.src1));
       let rVal2 = rf.rd2(validRegValue(dInst.src2));
       let eInst = exec(dInst, rVal1, rVal2, pc);
       if(eInst.iType == Ld)
          eInst.data <- dMem.req(MemReq{op: Ld, addr:
                 eInst.addr, data: ?});
       else if(eInst.iType == St)
          let d <- dMem.req(MemReq{op: St, addr:</pre>
                 eInst.addr, data: eInst.data});
       if (isValid(eInst.dst))
         rf.wr(validRegValue(eInst.dst), eInst.data);
       pc <= eInst.brTaken ? eInst.addr : pc + 4;
       stage <= Fetch; no change from single-cycle
endrule endmodule http://csg.csail.mit.edu/6.375
                                                       L09-31
```



## Coprocessor Registers MIPS allows extra sets of 32-registers each to support system calls, floating point, debugging etc. These registers are known as coprocessor registers ■ The registers in the n<sup>th</sup> set are written and read using instructions MTCn and MFCn, respectively Set 0 is used to get the results of program execution (Pass/Fail), the number of instructions executed and the cycle counts Type FullIndx is used to refer to the normal registers plus the coprocessor set 0 registers function validRegValue(FullIndx r) returns index of r typedef Bit#(5) RIndx; typedef enum {Normal, CopReg} RegType deriving (Bits, Eq); typedef struct {RegType regType; RIndx idx;} FullIndx; deriving (Bits, Eq); March 6, 2013 http://csg.csail.mit.edu/6.375 L09-33



## Code with coprocessor calls let copVal = cop.rd(validRegValue(dInst.src1)); let eInst = exec(dInst, rVal1, rVal2, pc, copVal); pass coprocessor register values to execute MFCO cop.wr(eInst.dst, eInst.data); write coprocessor registers (MTCO) and indicate the completion of an instruction We did not show these lines in our processor to avoid cluttering the slides March 6, 2013 http://csg.csail.mit.edu/6.375 L09-35