




Architectural refinements Separating Fetch and Decode Replace magic memory by multicycle memory Multicycle functional units ... Nirav Dave, M.C. Ng, M. Pellauer, Arvind [Memocode 2010] A design flow based on modular refinement









```
Fetch Module
    module mkFetch(Imemory iMem, Fifo#(2, Decode2Execute) d2e,
               Fifo#(1, Addr) execRedirect,
               Fifo#(1, Tuple2#(Maybe#(FullIndx), Data)) wbQ);
       Reg#(Addr) pc <- mkRegU;
       Reg#(Bool) fEpoch <- mkReg(False);</pre>
       RFile
                rf <- mkBypassRFile;
       Scoreboard#(1) sb <- mkPipelineScoreboard;
    rule writeback;
       match {.idx, .val} = wbQ.first;
       if(isValid(idx)) rf.write(fromMaybe(?, idx), val);
                 sb.remove;
       wbQ.deq;
    endrule
    rule fetch ;
        if(execRedirect.notEmpty) begin
    endrule
March 18, 2013
                     http://csg.csail.mit.edu/6.375
```

```
Fetch Module continued
     rule fetch ;
        if(execRedirect.notEmpty) begin
          fEpoch <= !fEpoch; pc <= execRedirect.first;</pre>
           execRedirect.deg;
        else
        begin
           let inst = iMem.req(pc); let dInst = decode(inst);
           let ppc = nextAddrPredictor(pc);
           let stall = sb.search1(dInst.src1)|| sb.search2(dInst.src2);
                   | sb.search3(dInst.dst);
           if(!stall)
                                     begin
             let rVal1 = rf.rd1(validReqValue(dInst.src1));
             let rVal2 = rf.rd2(validRegValue(dInst.src2));
             d2e.enq(Decode2Execute{pc: pc, ppc: ppc,
                   dlinst: dlnst, epoch: fEpoch,
                   rVal1: rVal1, rVal2: rVal2});
              sb.insert(dInst.dst); pc <= ppc; end
endrule
March 18, 2013
                         http://csg.csail.mit.edu/6.375
```

```
Execute Module
     module mkExecute(Dmemory dMem, Fifo#(2, Decode2Execute) d2e,
                 Fifo#(1, Addr) execRedirect,
                 Fifo#(1, Tuple2#(Maybe#(FullIndx), Data)) wbQ);
                  eEpoch <- mkReg(False);
     Reg#(Bool)
     rule doExecute;
        let x=d2e.first; let dInst=x.dInst; let pc=x.pc; let ppc=x.ppc;
        let epoch = x.epoch; let rVal1 = x.rVal1; let rVal2 = x.rVal2;
         if(epoch == eEpoch)
          let eInst = exec(dInst, rVal1, rVal2, pc, ppc);
          if(eInst.iType == Ld) eInst.data <-
            dMem.req(MemReq{op:Ld, addr:eInst.addr, data:?});
           else if (eInst.iType == St) let d <-</pre>
            dMem.req(MemReq{op:St, addr:eInst.addr, data:eInst.data});
           wbQ.enq(tuple2(eInst.dst, eInst.data);
          if(eInst.mispredict)
                                                              begin
            execRedirect.eng(eInst.addr); eEpoch <= !eEpoch; end end
         else wbQ.eng(tuple2(Invalid, ?));
        d2e.deq; endrule
March 18, 2013
                        http://csg.csail.mit.edu/6.375
                                                                     L12-9
```

Interface issues ◆ For better safety only partial interfaces should to be passed to a module, e.g., • Fetch module needs only deq and first methods of execRedirect and wbQ, and enq method of d2e interface FifoEnq#(t); method Action enq(t x); endinterface interface FifoDeq#(t); method Action deq; method t first; endinterface March 18, 2013 http://csg.csail.mit.edu/6.375 L12-10








```
Fetch Module refinement
    module mkFetch(...iMem, ...d2e, ...execRedirect, ...wbQ);
       Reg#(Addr) pc <- mkRegU;
       Reg#(Bool) fEpoch <- mkReg(False);</pre>
       RFile rf <- mkBypassRFile;
       Scoreboard#(1) sb <- mkPipelineScoreboard;
       Fifo#(Fetch2Decode) f2d <- mkPipelineFifo;</pre>
    rule writeback;
      match {.idx, .val} = wbQ.first;
      if(isValid(idx)) rf.write(fromMaybe(?, idx), val);
               sb.remove;
      wbQ.deq;
    endrule
    rule fetch ; .... endrule
    rule decode ; .... endrule
March 18, 2013
             http://csg.csail.mit.edu/6.375
```


```
Fetch Module: Fetch rule
    rule fetch ;
        if(execRedirect.notEmpty) begin
          fEpoch <= !fEpoch; pc <= execRedirect.first;</pre>
          execRedirect.deg; end
        else
       begin
          let inst = iMem.req(pc);
          let ppc = nextAddrPredictor(pc);
          f2d.enq(Fetch2Decode{pc: pc, ppc: ppc,
                      inst: inst, epoch: fEpoch);
         pc <= ppc
        end
    endrule
March 18, 2013
                    http://csg.csail.mit.edu/6.375
```


```
Fetch Module: Decode rule
          let x = f2d.first;
          let inst = x.inst; let inPC = x.pc; let ppc = x.ppc
          let inEp = x.epoch
          let dInst = decode(inst);
          let stall = sb.search1(dInst.src1) | sb.search2(dInst.src2);
                  || sb.search3(dInst.dst);
          if(!stall) begin
            let rVal1 = rf.rd1(validRegValue(dInst.src1));
             let rVal2 = rf.rd2(validRegValue(dInst.src2));
             d2e.enq(Decode2Execute{pc: inPC, ppc: ppc,
                 dlinst: dlnst, epoch: inEp;
                 rVal1: rVal1, rVal2: rVal2});
             sb.insert(dInst.dst);
             f2d.deg end
    endrule
March 18, 2013
                       http://csg.csail.mit.edu/6.375
```












```
Fetch Module: 2nd
   refinement
   module mkFetch(...iMem,...d2e,...execRedirect
       Reg#(Addr) pc <- mkRegU;
       Reg#(Bool) fEpoch <- mkReg(False);</pre>
       RFile
                         rf <- mkBypassRFile;
                        sb <- mkPipelineScoreboard;
       Scoreboard#(1)
       Fifo#(Fetch2Decode) f2d <- mkPipelineFifo;
       Fifo#(Fetch2Decode) f12f2 <- mkBypassFifo;
   rule writeback; ... endrule
   rule fetch1 ; .... endrule
   rule fetch2 ; .... endrule
   rule decode ; .... endrule
March 18, 2013
                 http://csg.csail.mit.edu/6.375
```



```
Fetch Module:

Fetch2 rule

rule doFetch2;

let inst <- iCache.resp;

let x = f12f2.first;

x.inst = inst;

f12f2.deq;

f2d.enq(x);

endrule

March 18, 2013

http://csg.csail.mit.edu/6.375
```

Takeaway Modular refinement is a powerful idea; lets different teams work on different modules with only an early implementation of other modules BSV compiler currently does not permit separate compilation of modules with interface parameters Recursive call structure amongst modules is supported by the compiler in a limited way. The syntax is complicated Compiler detects and rejects recursive call structures