Vishay Siliconix

# N-Channel 60 V (D-S) MOSFET

### **DESCRIPTION**


The attached SPICE model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 °C to +125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 °C to +125 °C Temperature Range
- · Model the Gate Charge

### SUBCIRCUIT MODEL SCHEMATIC



## Note

This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer
to the appropriate datasheet of the same number for guaranteed specification limits.



www.vishay.com

Vishay Siliconix

SPECIFICATIONS (T <sub>J</sub> = 25 °C, unless otherwise noted)					
PARAMETER	SYMBOL	TEST CONDITIONS	SIMULATED DATA	MEASURED DATA	UNIT
Static					
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	1.9	-	٧
Drain-Source On-State Resistance a	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 1.9 \text{ A}$	0.126	0.130	Ω
		$V_{GS} = 4.5 \text{ V}, I_D = 1.7 \text{ A}$	0.159	0.160	
Forward Transconductance a	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 1.9 A	4.2	5	S
Body Diode Voltage	V <sub>SD</sub>	I <sub>S</sub> = 1.5 A	0.78	0.80	V
Dynamic <sup>b</sup>					
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V, f = 1 MHz	189	190	pF
Output Capacitance	C <sub>oss</sub>		27	26	
Reverse Transfer Capacitance	C <sub>rss</sub>		11	15	
Total Gate Charge	Qg	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.9 A	3.6	4.5	nC
		V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 1.9 A	2	2.3	
Gate-Source Charge	$Q_{gs}$		0.80	0.80	
Gate-Drain Charge	$Q_{gd}$		1.1	1	


#### Notes


- a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %.
- b. Guaranteed by design, not subject to production testing.


www.vishay.com


Vishay Siliconix


# **COMPARISON OF MODEL WITH MEASURED DATA** ( $T_J = 25 \, ^{\circ}\text{C}$ , unless otherwise noted)














#### Note

Dots and squares represent measured data.
 Copyright: Vishay Intertechnology, Inc.