Reg. No.:

Name:



Continuous Assessment Test (CAT) – I – August 2020

Programme	:	B. Tech.	Semester	:	Fall 2020-2021
Course	:	Computer Architecture and Organization	Code	:	CSE2003
Faculty	:	Prof. Anand Motwani	Slot/Class No.	:	A11+A12+TA1/1024
Time	:	1½ hours	Max. Marks	:	50

Answer all the Questions

Q. No. Question Description Marks The following system enhancements are considered: 1 a) faster CPU b) separate processors for different tasks (as in an airline reservation system or in a credit card processing system) 5 Do these enhancements improve response-time, throughput or both? Perform following conversions: 2

- a. (111001)₂ to Octal

 - b. $(35)_{10}$ to HexaDecimal
- 3 Draw a Flowchart, representing the Instruction Execution Cycle.
- An integer is stored somewhere in the memory; a pointer to this integer is at address 200. 4 Assume the machine supports the base address (200) to be in memory and the base address is in a register. Use memory indirect addressing to increment the number and present the two address 10 instructions for this.
- Write the expression in one address and three address instruction format. 5

$$A \leftarrow \left(B * \left(\left(C + \left(D * E\right)\right) - \left(\frac{F}{G}\right)\right)\right)$$

Suppose we have two implementations of the same instruction set architecture (ISA). Machine A has a clock cycle time of 10 ns. and a CPI of 2.0; Machine B has a clock cycle time of 20 ns. and a CPI of 1.2. 10 Show using calculations, which machine is faster for a program size having 109 instructions and by how much.

 $\Leftrightarrow \Leftrightarrow \Leftrightarrow$

5

10