

Pipelining Assignment

CAO

1/12/21

All

20BCE10077
fiza siddiqui

1

4 phases \rightarrow duration \rightarrow (60, 50, 90, 80) ns
latch delay = 10 ns

① Pipeline Cycle time

Cycle time \Rightarrow Delay due to register \times Max. delay due to any stage

$$= 10 \text{ ns} + \text{Max}(60, 50, 90, 80)$$

$$\Rightarrow 10 \text{ ns} + 90 \text{ ns} = 100 \text{ ns}$$

$\text{Cycle time} = 100 \text{ ns}$

② non-pipeline execution time -

here we simply add up the durations

$$\Rightarrow (60 + 50 + 90 + 80) \text{ ns}$$

$$= \underline{\underline{280 \text{ ns}}}$$

③ speed up ratio :-
 $\rightarrow \text{Non-pipeline execution time} / \text{Pipeline execution time}$
 $\rightarrow 280 \text{ ns} / 100 \text{ ns}$
 $= 2.8$

Speed up ratio = 2.8

④ Pipeline time for 1000 tasks :

$\Rightarrow \text{Time taken for one task} + \text{Time taken for remaining tasks}$

$\Rightarrow 1 \times 4 \text{ clock cycles} + 999 \times 1 \text{ clock cycle}$

$\Rightarrow 4 \times \text{cycle time} + 999 \times \text{cycle time}$

$\Rightarrow 4 \times 100 \text{ ns} + 999 \times 100 \text{ ns}$

$\Rightarrow (400 + 99900) \text{ ns}$

$\Rightarrow 100300 \text{ ns}$

Pipeline Time for 1000 tasks = 100300 ns

⑤ Sequential time for 1000 tasks :

$\Rightarrow \text{Time taken by one task} \times 1000$

$\Rightarrow 280 \text{ ns} \times 1000$

$\Rightarrow \underline{\underline{280000 \text{ ns}}}$

⑥ ~~Throughput~~ Throughput

→ no. of instructions executed per unit time

$$\Rightarrow 1000 \text{ tasks} / 100300 \text{ ns}$$

$$\text{Throughput} = \underline{\underline{0.00997 \text{ ns}^{-1}}}$$

2

$$\text{frequency} = 100 \text{ MHz}$$

$$\text{we know Time period} = \frac{1}{f} = \frac{1}{100 \text{ MHz}}$$

$$\therefore T = \frac{1}{(100 \times 10^6)} = 0.01 \mu\text{s} \Rightarrow 10 \text{ ns}$$

$$5 \text{ stages} \rightarrow (2.5, 1.5, 2, 1.5 \text{ \& } 2.5) \text{ ns}$$

$$\text{latch delay} = 0.5 \text{ ns}$$

speed up - ?

Pipeline Cycle Time \Rightarrow latch delay + Max delay due to any stage

$$\Rightarrow 0.5 \text{ ns} + \text{Max}(2.5, 1.5, 2, 1.5, 2.5)$$

$$= 0.5 + 2.5 \text{ ns}$$

$$\boxed{\text{Pipeline Cycle Time} = 3.0 \text{ ns}}$$

non pipeline execution time

$$\Rightarrow 2.5 + 1.5 + 2.0 + 1.5 + 2.5$$

$$\Rightarrow 5.0 + 3.0 + 2.0$$

$$\Rightarrow 10\text{ns}$$

speed up ratio \rightarrow non pipeline execution time / Pipeline execution time

$$\Rightarrow 10\text{ns} / 3\text{ns}$$

speed up ratio $\rightarrow 3.33$

Ans \rightarrow option (C)

3

5 stages \rightarrow FI, DI, FO, EI & WO

9 instructions:

I_3 is conditional branch instruction
target I_7

| | |
|---|--------------------------------|
| Time taken - 5ns \rightarrow FI | delay Buffer \rightarrow 1ns |
| Time taken \rightarrow 6ns \rightarrow DI | delay Buffer \rightarrow 1ns |
| \rightarrow 11ns \rightarrow FO | " \rightarrow 1ns |
| 8ns \rightarrow EI | " \rightarrow 1ns |
| 5ns \rightarrow WO | |

if we write it sequentially

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
|----------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| I ₁ | FI | DI | FO | EI | WO | | | | | | | | | |
| I ₂ | | FI | DI | FO | EI | WO | | | | | | | | |
| I ₃ | | | FI | DI | FO | EI | WO | | | | | | | |
| I ₄ | | | | | | | | | | | | | | |
| I ₅ | | | | | | | | | | | | | | |
| I ₆ | | | | | | | | | | | | | | |
| I ₇ | | | | | | | FI | DI | FO | EI | WO | | | |
| I ₈ | | | | | | | | FI | DI | FO | EI | WO | | |
| I ₉ | | | | | | | | | FI | DI | FO | EI | WO | |

Annotations:

- instruction executed (for I₁, I₂, I₃)
- instruction executed (for I₇, I₈, I₉)
- instruction executed (for I₄, I₅, I₆)
- Branch instructions (I₅, I₆)
- Pipeline instructions got flushed (I₄, I₅, I₆)

I₄, I₅, I₆ → in pipe → got flushed

I₇ →

no instruction gets completed / executed → 8, 9, 10
it finishes in → 11, 12, 13 cycle

Instructions getting executed → I₁ → I₂ → I₃ → I₇ → I₈ → I₉

we have no. of instructions = 6

no. of stages → 5

Delay ∴ max cycle time = ~~max~~ + Buffer delay

$$\Rightarrow \max(5, 6, 11, 8, 5) + 1$$

$$\Rightarrow 11 + 1$$

$$\boxed{\text{Delay} = 12 \text{ ns}}$$

Branch penalty $\Rightarrow 4-1 \Rightarrow \underline{\underline{3 \text{ cycle}}}$

\rightarrow total time to execute

\Rightarrow time taken for 1st job + ^{time taken by} no. of remaining instruction

\Rightarrow cycle time * no. of stages + $(6-1)^*$ time taken

$\circ \quad 5 * 12 + 5 * 12$

$\Rightarrow 120 \text{ ns}$

Branch penalty we know $\rightarrow 3 * 12 \Rightarrow 36$

Therefore, Total time for execution
 $\Rightarrow 120 + 36$
 $= \underline{\underline{156 \text{ ns}}}$

4

no. of stages: 4 (S1, S2, S3 & S4)

Time for stage 1 $\rightarrow 5 \text{ ns}$

B Pipeline Register \rightarrow delay - 1 ns

stage 2 $\rightarrow 6 \text{ ns}$

Pipeline $\rightarrow 1 \text{ ns}$

stage 3 $\rightarrow 11 \text{ ns}$

Pipeline delay = 1 ns

stage 4 $\rightarrow 8 \text{ ns}$

Pipeline delay = 1 ns

Pipeline Cycle Time \circ
Max delay due to any stage +
Max Pipeline delay

$\Rightarrow \text{Max}(5, 6, 11, 8) + 1 \text{ ns} \Rightarrow 11 \text{ ns} + 1 \text{ ns} = 12 \text{ ns}$

→ Pipeline Cycle Time = 12 ns

→ Non-pipeline ^{1 execution} cycle time $\Rightarrow 5 + 6 + 11 + 8$
 \Rightarrow 30 ns

→ Speed up ratio \Rightarrow non pipeline executive time / Pipeline execution time

$\Rightarrow 30 \text{ ns} / 12 \text{ ns}$

Speed up ratio $\Rightarrow 2.5$

Speed up ratio $\Rightarrow 3$ (approx)