



Iran University of Science & Technology  
**IUST**

# Digital Logic Design

---


Hajar Falahati

Department of Computer Engineering  
IRAN University of Science and Technology

[hfalahati@iust.ac.ir](mailto:hfalahati@iust.ac.ir)



# Multiplexer (MUX)

- Selects one of the  $N$  inputs to connect it to the output
- Needs  $\log_2 N$ -bit control input
- 2:1 MUX
- How is it useful?



# DeMultiplexer (DeMUX)

- Selects one of the  $N$  outputs and send the data
- Needs  $\log_2 N$ -bit control input
- 1 input and  $2^n$  output lines



# Outline

- Binary Arithmetic Units
  - Adder
  - Subtractor
  - Comparator



# Adder

---

# Half Adder (HA)

- **Inputs**


- 2 1-bit numbers
- $x_i, y_i$

- **Output**

- 1 1-bit number
  - A.k.a., sum ( $s_i$ )
- 1 1-bit number
  - A.k.a., carry ( $c_i$ )


- **Functionality**

- Add two numbers



$$\begin{array}{r}
 x_i \\
 + y_i \\
 \hline
 c_i \ s_i
 \end{array}$$


# Half Adder (cont'd)



$$\begin{array}{r} x_i \\ + y_i \\ \hline c_i \ s_i \end{array}$$

$$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \ 0 \end{array} \quad \begin{array}{r} 0 \\ + 1 \\ \hline 0 \ 1 \end{array} \quad \begin{array}{r} 1 \\ + 0 \\ \hline 0 \ 1 \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 1 \ 0 \end{array}$$


$x_i$	$y_i$	$c_i$	$s_i$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



$$s_i = \bar{x}_i \cdot y_i + x_i \cdot \bar{y}_i$$

$$c_i = x_i \cdot y_i$$



# Half Adder (cont'd)



$$\begin{array}{r}
 x_i \\
 + y_i \\
 \hline
 c_i \quad s_i
 \end{array}$$


$$s_i = \bar{x}_i \cdot y_i + x_i \cdot \bar{y}_i$$

$$c_i = x_i \cdot y_i$$




# Full Adder (FA)

- Inputs
  - 2 1-bit numbers
    - $x_i, y_i$
  - 1 1-bit number
    - $c_{in}$  or  $c_{i-1}$
- Output
  - 1 1-bit number
    - A.k.a., sum ( $s_i$ )
  - 1 1-bit number
    - A.k.a., carry ( $c_i$ )
- Functionality
  - Add two numbers





# Full Adder (cont'd)



$$\begin{array}{r}
 x_i \\
 + y_i \\
 \hline
 c_i \quad s_i
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 0 \\
 + 0 \\
 \hline
 0 \quad 1
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 0 \\
 + 1 \\
 \hline
 1 \quad 0
 \end{array}$$

$$\begin{array}{r}
 1 \\
 1 \\
 + 0 \\
 \hline
 1 \quad 0
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 1 \\
 + 1 \\
 \hline
 1 \quad 1
 \end{array}$$

$x_i$	$y_i$	$c_{i-1}$	$c_i$	$s_i$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



# Full Adder (cont'd)

$$s_i = \bar{x}_i \cdot y_i \cdot \bar{c}_{i-1} + x_i \cdot \bar{y}_i \cdot \bar{c}_{i-1} + x_i \cdot y_i \cdot c_{i-1} + \bar{x}_i \cdot \bar{y}_i \cdot c_{i-1}$$

$$s_i = x_i \oplus y_i \oplus c_{i-1}$$

		$x_i$			
		00	01	11	10
$c_{i-1}$		0	2	6	4
$c_{i-1}$	0	1	3	7	5
	1	1	1	1	1
		$y_i$			

		$x_i$			
		00	01	11	10
$c_{i-1}$		0	2	6	4
$c_{i-1}$	0	1	3	7	5
	1	1	1	1	1
		$y_i$			

$$c_o = x_i \cdot y_i + y_i \cdot c_{i-1} + x_i \cdot c_{i-1}$$

$$c_o = x_i \cdot y_i + (x_i + y_i) \cdot c_{i-1}$$



$$c_i = x_i \cdot y_i + (x_i \oplus y_i) \cdot c_{i-1}$$

# Full Adder (cont'd)





$$s_i = \bar{x}_i \cdot y_i \cdot \bar{c}_{i-1} + x_i \cdot \bar{y}_i \cdot \bar{c}_{i-1} + x_i \cdot y_i \cdot c_{i-1} + \bar{x}_i \cdot \bar{y}_i \cdot c_{i-1}$$

$$s_i = x_i \oplus y_i \oplus c_{i-1}$$




$$c_i = x_i \cdot y_i + y_i \cdot c_{i-1} + x_i \cdot c_{i-1}$$



# Full Adder Vs. Half Adder



# Full Adder Vs. Half Adder(cont'd)




# Binary Adder

- Add N-bit Numbers
- Add Two vectors

$  \begin{array}{r}  0 \\  11101 \\  + 10001 \\  \hline  \end{array}  $	$  \begin{array}{r}  1\ 00010 \\  11101 \\  + 10001 \\  \hline  1\ 01110  \end{array}  $	$  \begin{array}{r}  1\ 00010 \\  11101 \\  + 10001 \\  \hline  1\ 01110  \end{array}  $ <p style="text-align: right;">FA</p>
---	--	---



# Binary Adder

- Add N-bit Numbers
- Add Two vectors



$$\begin{array}{r}
 \text{FA} \\
 \begin{array}{r}
 1 \quad 0 \quad 0 \quad 0 \quad 1 \quad 0 \\
 + \quad 1 \quad 1 \quad 1 \quad 0 \quad 1 \\
 \hline
 1 \quad 0 \quad 1 \quad 1 \quad 1 \quad 0
 \end{array}
 \end{array}$$

# Ripple-Carry-Adder (RCA)




# Delay Analysis

---


- Propagation **delay** through a typical logic gate
  - $t_{gate}$
- Calculate the **delay** of n-bit Ripple carry Adder
  - ?

# Delay Analysis: HA




$$t_{\text{add}} = 3 t_{\text{gate}}$$

$$t_{\text{carry}} = 2 t_{\text{gate}}$$




# Delay Analysis: FA




$$t_{\text{add}} = 3 t_{\text{gate}}$$

$$t_{\text{carry}} = 2 t_{\text{gate}}$$



# Delay Analysis: Ripple-Carry-Adder

	delay
$S_0$	3
$C_0$	2
$S_1$	$5 = 3+2$
$C_1$	$4 = 2+2$
$S_2$	$7 = 3+4$
$C_2$	$6 = 2+4$
$S_3$	$9 = 3+6$
$C_3$	$8 = 2+6$



$$t_{\text{add}} = 3 t_{\text{gate}} \quad t_{\text{add}} = 3 t_{\text{gate}}$$


$$t_{\text{carry}} = 2 t_{\text{gate}} \quad t_{\text{carry}} = 2 t_{\text{gate}}$$

$$t_{\text{add}} = 3 t_{\text{gate}} + (n-1) 2 t_{\text{gate}} = (2n + 1) t_{\text{gate}}$$

$$t_{\text{carry}} = 2 t_{\text{gate}} + (n-1) 2 t_{\text{gate}} = 2n t_{\text{gate}}$$

# Delay Analysis: Ripple-Carry-Adder (cont'd)

- Each bit adder **waits** for its carry input
  - Generate and propagate carry
- **Carry propagation**
- => **long sequential wait chain**
- => Ripple-carry-adder is **slow**




$$t_{\text{add}} = 3 t_{\text{gate}} + (n-1) 2 t_{\text{gate}} = (2n + 1) t_{\text{gate}}$$

$$t_{\text{carry}} = 2 t_{\text{gate}} + (n-1) 2 t_{\text{gate}} = 2n t_{\text{gate}}$$

# Faster Binary Adder

- Can we make ripple-carry-adder faster?
- Can we generate all terms in parallel?
- Can we say anything about Cout without having Cin?



$$t_{\text{add}} = 3 t_{\text{gate}} + (n-1) 2 t_{\text{gate}} = (2n + 1) t_{\text{gate}} \quad t_{\text{carry}} = 2 t_{\text{gate}} + (n-1) 2 t_{\text{gate}} = 2n t_{\text{gate}}$$

# Faster Binary Adder (cont'd)

$$s_i = x_i \oplus y_i \oplus c_{i-1}$$


$$c_i = x_i \cdot y_i + (x_i \oplus y_i) \cdot c_{i-1}$$

$g_i = x_i \cdot y_i$  : Carry generate (G)

$p_i = (x_i \oplus y_i)$  : Carry propagate (P)

$$s_i = pi \oplus c_{i-1}$$

$$c_i = g_i + pi \cdot c_{i-1}$$



# Carry Look Ahead

- **Inputs**



- 2 1-bit numbers
  - $x_i, y_i$
- 1 1-bit number
  - $c_{in}$  or  $c_{i-1}$

- **Output**

- 1 1-bit number
  - A.k.a., **sum ( $s_i$ )**
- 1 1-bit number
  - A.k.a., **carry propagate ( $p_i$ )**
- 1 1-bit number
  - A.k.a., **carry generate ( $g_i$ )**

$$g_i = x_i \cdot y_i$$

$$p_i = (x_i \oplus y_i)$$



# Carry Look Ahead (cont'd)

$$s_i = p_i \oplus c_{i-1}$$

$$c_i = g_i + p_i \cdot c_{i-1}$$


$$c_0 = g_0 + p_0 c_{\text{in}}$$

$$s_0 = p_0 \oplus c_{\text{in}}$$

$$\begin{aligned} c_1 &= g_1 + p_1 c_0 \\ &= g_1 + p_1 g_0 \end{aligned}$$

$$s_1 = p_1 \oplus c_0$$

$$\begin{aligned} c_2 &= g_2 + p_2 c_1 \\ &= g_2 + p_2(g_1 + p_1 g_0) \\ &= g_2 + p_2 g_1 + p_2 p_1 g_0 \\ s_2 &= p_2 \oplus c_1 \end{aligned}$$




# Carry Look Ahead: Delay


$$t_g = t_p = t_{\text{gate}}$$

$$t_c = 2 t_{\text{gate}}$$


	Delay	Total Delay
$p_i$	1	1
$g_i$	1	1
$S_0$	1	
$C_0$	2	
$S_1$	1	
$C_1$	2	
$S_2$	1	
$C_2$	2	



(a)



(b)





$$s_i = p_i \oplus c_{i-1} \quad c_i = g_i + p_i \cdot c_{i-1}$$

# Carry Look Ahead: Delay (cont'd)

$$t_g = t_p = t_{\text{gate}}$$

$$t_c = 2 t_{\text{gate}}$$

	Delay	Total Delay
$p_i$	1	1
$g_i$	1	1
$S_0$	1	
$C_0$	2	3
$S_1$	1	
$C_1$	2	3
$S_2$	1	
$C_2$	2	3





$$s_i = p_i \oplus c_{i-1} \quad c_i = g_i + p_i \cdot c_{i-1}$$

# Carry Look Ahead: Delay (cont'd)

$$t_g = t_p = t_{\text{gate}}$$

$$t_c = 2 t_{\text{gate}}$$

	Delay	Total Delay
$p_i$	1	1
$g_i$	1	1
$S_0$	1	4
$C_0$	2	3
$S_1$	1	4
$C_1$	2	3
$S_2$	1	4
$C_2$	2	3




$$s_i = p_i \oplus c_{i-1} \quad c_i = g_i + p_i \cdot c_{i-1}$$

# Carry Look Ahead: Delay (cont'd)


- Adder module

- $t_g = t_p = t_{\text{gate}}$



- Total


- $t_{\text{add}} = t_{\text{gate}} + 2 t_{\text{gate}} + t_{\text{gate}} = 4 t_{\text{gate}}$
- $t_{\text{carry}} = t_{\text{gate}} + 2 t_{\text{gate}} = 3 t_{\text{gate}}$



$$s_1 = p_1 \oplus c_{i-1} \quad c_i = g_i + p_i \cdot c_{i-1}$$

# Carry Look Ahead: Delay (cont'd)

- Adder module
  - $t_g = t_p = t_{\text{gate}}$



$$c_0 = g_0 + p_0 c_{\text{in}}$$


$$s_0 = p_0 \oplus c_{\text{in}}$$

$$c_1 = g_1 + p_1 c_0$$

$$s_1 = p_1 \oplus c_0$$

$$c_2 = g_2 + p_2 c_1$$

$$s_2 = p_2 \oplus c_1$$





# Carry Look Ahead: Delay (cont'd)

$$t_g = t_p = t_{\text{gate}}$$

$$t_c = 0 - 2 t_{\text{gate}}$$

	Delay	Total Delay
$p_i$	1	1
$g_i$	1	1
$S_0$	1	2
$C_0$	0	1
$S_1$	1	2
$C_1$	2	3
$S_2$	1	4
$C_2$	2	3



# Carry Look Ahead: Summary

- CLA circuit can **not** be **so big**
  - Calculating C becomes **too long**
  - **Cannot** be evaluated in 2 gate delay
  - => At most 4 bit

*CLA – 4*

$$C_0 = g_0 + p_0 c_{in}$$

$$S_0 = p_0 \oplus c_{in}$$

$$C_1 = g_1 + p_1 c_0$$


$$S_1 = p_1 \oplus c_0$$

$$C_2 = g_2 + p_2 c_1$$

$$S_2 = p_2 \oplus c_1$$

$$C_3 = g_3 + p_3 c_2$$

$$S_3 = p_3 \oplus c_2$$




# Carry Look Ahead: Long operands

---

- How about long operands
- Example: add two 8-bit numbers

# 8-bit Carry Look Ahead: Cascade

- First design
  - Ripple carry among CLAs



# 8-bit Carry Look Ahead: Multi-level CLA

- Add two 8-bit numbers

*CLA - 4*

$$C_0 = g_0 + p_0 c_{in}$$

$$S_0 = p_0 \oplus c_{in}$$

$$C_1 = g_1 + p_1 C_0$$

$$S_1 = p_1 \oplus c_0$$

$$C_2 = g_2 + p_2 C_1$$

$$S_2 = p_2 \oplus c_1$$

$$C_3 = g_3 + p_3 C_2$$

$$S_3 = p_3 \oplus c_2$$

*CLA - 4*

$$C_4 = g_4 + p_4 C_3$$

$$S_4 = p_4 \oplus c_{in}$$

$$C_5 = g_5 + p_5 C_4$$

$$S_5 = p_5 \oplus c_0$$

$$C_6 = g_6 + p_6 C_5$$

$$S_6 = p_6 \oplus c_1$$

$$C_7 = g_7 + p_7 C_6$$

$$S_7 = p_7 \oplus c_2$$

$$C_3 = g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_{in}$$

$$C_4 = g_4 + p_4 g_3 + p_4 p_3 g_2 + p_4 p_3 p_2 g_1 + p_4 p_3 p_2 p_1 g_0 + p_4 p_3 p_2 p_1 p_0 c_{in}$$

$$P = p_4 p_3 p_2 p_1 p_0$$


$$G = g_4 + p_4 g_3 + p_4 p_3 g_2 + p_4 p_3 p_2 g_1 + p_4 p_3 p_2 p_1 g_0$$

$$C_4 = G + P c_{in}$$

$$C_4 = G_0 + P_0 c_{in}$$

# Multi-level CLA

- $CLA_1$  takes the P,G's from  $CLA_0$  and  $C_{in}$  to generate  $C_4$  ("seed C's")
  - 2 gate delay
  - $C_4 = G + P c_{in}$




# Multi-level CLA: More Detail

- Generate  $p_i$  and  $g_i$
- Generate  $P_0$  and  $G_0$
- Generate  $C_i$
- Generate  $S_i$ :  $t_{\text{gate}}$ 
  - $c_4 = G + P c_{\text{in}}$

$$P = p_4 p_3 p_2 p_1 p_0$$

$$G = g_4 + p_4 g_3 + p_4 p_3 g_2 + p_4 p_3 p_2 g_1 + p_4 p_3 p_2 p_1 g_0$$

$$c_4 = G_0 + P_0 c_{\text{in}}$$



# Thank You

---

