Logic Circuit Design



Dr. Hajar Falahati 98-99-1

Logic Circuit Design (LCD)!

"A New Golden Age for Computer Architecture: Domain-Specific Hardware/Software Co-Design, Enhanced Security, Open Instruction Sets, and Agile Chip Development" By John L. Hennessy and David A. Patterson

Logic circuit design course aims to make you familiar with the digital system concepts, digital storages, digital system modeling, and digital system design. This course is one of the **main courses** in bachelor program in top universities around the world, such as MIT, Berkley, Stanford, ETH Zurich, USC, Caltech, British Columbia, EPFL, and etc.

Instructure and TAs

Hajar Falahati, assistant professor at Iran University of Science and Technology (IUST), is the course lecturer.

The teaching assistant teams:

- o Mr. Sepehr Babapour BSs. candidate at IUST
- o Ms. Sana Shoeibi, BSs. candidate at IUST
- o Ms. Zahra Hoseini, BSs. candidate at IUST
- o Mr. Mahsa Meimari, BSs. student at IUST
- o Mr. Mirhossein Seyednasiri, BSs. student at IUST

Class information

Saturday and Monday 15:00-17:00 at Class 113.

TA class: Tuesday at 12:00 - 13:00.

Grading Policies

• **Final Exam**: 30%

• Midterm Exam: 20%

• **Quiz**: 10%

o Four scheduled quizzes

o TA class quizzes

• Class attendance and class activity: 5% - 5%

Lecture Class

o TA class

• Assignments & Projects: 30%

o Bonus points for outstanding projects

Assignment Policies

- Deadlines are **tight**.
- You have **3-day extra time** for submitting assignments/projects in the whole semester.
- 20% penalty for your late assignment/project submissions after 3-day extra time!
- **Zero score** for the late assignment/project submissions after uploading the solution in the course website!
- **Zero score** for **copied** assignments/projects and **academic misconduct**.

Class Schedule

Please check the class schedule for more information about the quizzes (Q), assignments (A), and Projects (P) deadlines.

Week	Day	Date	Торіс	Events & Deadlines
1	Sun.	1398/06/31	Administrative Lecture	A. 1
	Tue.	1398/07/02	Basic Concepts	Fri. 1398/07/05
2	Sun.	1398/07/07	Number Systems	A. 2
	Tue.	1398/07/09	Arithmetic	Fri. 1398/07/12
3	Sun.	1398/07/14	Signed – unsigned	A. 3
	Tue.	1398/07/16	1's complement	Fri. 1398/07/19
4	Sun.	1398/07/21	Computer Codes	A. 4
	Tue.	1398/07/23	Error Detection Codes && Floating Point	Fri. 1398/07/26
5		1398/07/28	Boolean Algebra	A. 5
		1398/07/30	Boolean Algebra	Fri. 1398/08/03
6		1398/08/05		A. 6
		1398/08/07		Fri. 1398/08/10
7		1398/08/12	Logic Gates - Transistors	A. 7
		1398/08/14	Logic Gates	Fri. 1398/08/17
8	Sun.	1398/08/19	Logic Gates – active Low	A. 8
	Mon.	1398/08/20	Analysis & Synthesis	Fri. 1398/08/24
	Tue.	1398/08/21	Analysis & Synthesis - Sample	
9	Sun.	1398/08/26	Optimization – K-map	A. 9 & P. 1 st phase Fri. 1398/09/01
	Mon.	1398/08/27	Optimization – Q-McCluskey	
	Tue.	1398/08/28	Timing Hazards & Combinational (Comb.) Blocks	
10	Sun.	1398/09/03	Comb. Blocks 2: Decoder – Encoder / Selection Logic	A. 10 Fri. 1398/09/08
	Tue.	1398/09/05	Comb. Circuits 1 / Comb. Circuits 2	
	Wed.		Sequential Circuits (Seq. Circuits)	
11	~	1398/09/10	Seq. Circuits 2: Flip Flops	A. 11 & P. 2 nd
		1398/09/12	Analysis of Seq. Circuits: Mealy & Moore FSM	phase
	Wed.	1398/09/14	Midterm (W. 1-8)	Fri. 1398/09/15
12	Sun.	1398/09/17	ASM	A. 12
	Tue.	1398/09/19	Application of Seq. Circuits	Fri. 1398/09/22
13	Sun.	1398/09/24	Q.3 [W. 9-11] & Application of Seq. Circuits 2	A. 13
	Tue.	1398/09/26	Synthesis of Seq. Circuits	Fri. 1398/09/29
14	Sun.	1398/10/01	Simplification of Seq. Circuits	A. 14 & P. 3 rd
	Tue.	1398/10/03	Simplification of Seq. Circuits	phase Fri. 1398/10/06
15	Sat.	1398/10/08	Programmable Logic Device	
	Tue.	1398/10/10	Q.4 [W.12 – 14] & Review, Samples	

More References:

- 1. "Digital Logic Circuit Analysis and Design," by Nelson, Nagle, Carroll and Irwin.
- 2. "Digital Design," fifth edition by Moris Mano.