

Digital Logic Design

Hajar Falahati

Department of Computer Engineering
IRAN University of Science and Technology

hfalahati@iust.ac.ir

Outline

- Integrated Circuits
- Programmable Logic Device
- Read Only Memory (ROM)
- Programmable Logic Array (PLA)
- Programmable Array Logic (PAL)



Integrated Circuits

Realization


- AND-OR
- OR-AND
- NAND
- NOR

Realization Types

- Application Specific Integrated Circuit (ASIC)
- Programmable Logic Device (PLD)

ASIC

- Application Specific Integrated Circuit (ASIC)
- AND-OR Plane
 - Customized implementation
 - Efficient
 - High cost




ASIC (cont'd)

- Why Programmable Logic Device (PLD)?
 - Custom computing
 - Reconfigurable computing
 - Reuse the device for a different design

Programmable Logic Design



Programmable Realization

- Programmable gates





Programmable Realization (cont'd)

- Programmable gates




Programmable Realization (cont'd)

- Programmable AND




Programmable Realization (cont'd)

- Programmable OR



Programmable Logic Design

- Includes programmable gates



PLD: Types

- SPLD Structure
- CPLD Structure
- FPGA

SPLD Structure

- Simple Programmable Logic Design (SPLD)

Inputs + (Buffers/Inverters)

AND PLANE


OR PLANE

Flip-flops (Optional)

Outputs + Inverters

CPLD Structure

- Complex Programmable Logic Design (SPLD)




SPLD

SPLD Types

- Read Only Memory (ROM)
 - Fixed And-Plane, Programmable Or-Plane
- Programmable Array Logic (PAL)
 - Programmable And-Plane, Semi-Programmable Or-Plane
- Programmable Logic Array (PLA)
 - Programmable And-Plane and Or-Plane


ROM

- ROM
 - Store truth table in a memory
 - Store minterms/maxterms




Programmable ROM (PROM)

- PROM
 - Select which minterms/maxterms as inputs to OR/AND gates




PROM (cont'd)



PROM (cont'd)

a	b	c	f_2	f_1	f_0
0	0	0	0	1	1
0	0	1	0	1	1
0	1	0	1	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	0	0	1
1	1	0	0	1	0
1	1	1	0	0	1




Programmable Logic: PROM (cont'd)

a	b	c	f_2	f_1	f_0
0	0	0	0	1	1
0	0	1	0	1	1
0	1	0	1	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	0	0	1
1	1	0	0	1	0
1	1	1	0	0	1

$$f_0 = \Sigma (0, 1, 5, 7)$$


$$f_1 = \Sigma (0, 1, 2, 6)$$

$$f_2 = \Sigma (2, 3, 4)$$




PROM

- PROM
 - Fixed And-Plane, Programmable Or-Plane
- Disadvantages
 - Canonical forms
 - => Not optimized



Programmable Logic Array (PLA)

- PLA
 - Programmable And-Plane, Programmable Or-Plane



PLA (cont'd)

- 2 logic functions of 3 inputs


$$f_1 = x_1x_2 + x_1\bar{x}_3 + \bar{x}_1\bar{x}_2x_3$$

$$f_2 = x_1x_2 + \bar{x}_1\bar{x}_2x_3 + x_1x_3$$



Programmable Logic: PLA (cont'd)

- 2 logic functions of 3 inputs




$$f_1 = x_1x_2 + x_1\bar{x}_3 + \bar{x}_1\bar{x}_2x_3$$

$$f_2 = x_1x_2 + \bar{x}_1\bar{x}_2x_3 + x_1x_3$$


Programmable Logic: PLA

(cont'd)




Programmable Logic: PLA

(cont'd)




PLA

- PLA
 - Programmable And-Plane and Or-Plane
- Disadvantages
 - => High cost





Programmable Array Logic (PAL)

- PAL
 - Programmable And-Plane
 - Number of PT is limited
 - Optimized like as PLA
 - Lower cost than PLA



PAL (cont'd)



PAL (cont'd)

- 2 logic functions of 3 inputs


$$f_1 = x_1x_2 + x_1\bar{x}_3$$

$$f_2 = \bar{x}_2x_3 + x_1x_3$$



PAL (cont'd)


- 2 logic functions of 3 inputs



$$f_1 = x_1x_2 + x_1\bar{x}_3$$

$$f_2 = \bar{x}_2x_3 + x_1x_3$$

PAL (cont'd)



Question 1

- PLA implementation


$$F0 = A + B' C'$$

$$F1 = A C' + A B$$

$$F2 = B' C' + A B$$

$$F3 = B' C + A$$

Question1: Answer



Question 2

- ROM implementation

$$F1 = A B C$$

$$F2 = A + B + C$$

$$F3 = A' B' C'$$

$$F4 = A' + B' + C'$$

$$F5 = A \text{ xor } B \text{ xor } C$$

Question 2: Answer


$$F1 = A B C$$

$$F2 = A + B + C$$

$$F3 = A' B' C'$$

$$F4 = A' + B' + C'$$

$$F5 = A \text{ xor } B \text{ xor } C$$




Question 3

- PAL implementation

$$f_1 = x_1x_2 + x_1\bar{x}_3$$

$$f_2 = \bar{x}_2x_3 + x_1x_3$$

Question 3: Answer



$$f_1 = x_1x_2 + x_1\bar{x}_3$$

$$f_2 = \bar{x}_2x_3 + x_1x_3$$

Thank You

