Lab Notebook

FPGA Capstone Project

| | | omic | INTORPITY |
|---|------|--------|-----------|
| н | walu | GIIIIG | Integrity |

By signing below you acknowledge the CU Honor Code, "On my honor, as a University of Colorado Boulder student I have neither given nor received unauthorized assistance" applies to this assignment.

| tins assignment. | |
|---|--|
| Signed: | |
| Module 1 | |
| Setup | |
| Author: Date: Procedure/Description of Test: | |
| Observations: | |
| Data: | |
| Images/Drawings: | |
| Results: | |
| DE10_LITE_Small Fmax Logic Utilization % # Flip-Flops | |

| DE10_LITE_Defa | ult |
|-------------------|-----|
| Fmax | |
| Logic Utilization | |
| % | |
| # Flip-Flops | |
| | |

Questions:

1. Record your observations of the board behavior once the FPGA is programmed. Does it behave as you might expect?

| Conc | LICIANC |
|-------|----------|
| COLIC | lusions: |

Lessons Learned (What did you learn?):

Part 1

| A | u | tl | n | 0 | r | : |
|---|---|----|---|---|---|---|
| | | | | | | |

Date:

Procedure/Description of Test:

Observations:

Data:

Images/Drawings:

Results:

| Fmax | |
|---------------|--|
| Logic | |
| Utilization % | |
| # Flip-Flops | |
| | |

Questions:

1. Based on your observations of the board behavior once the FPGA is programmed, does it behave as you might expect?

Part 3

| Date: Procedure/Description of Test: |
|---|
| Observations: |
| Data: |
| Images/Drawings: |
| Results: Fmax Logic Utilization % #Flip-Flops |
| Questions:1. Based on your observations of the board behavior once the FPGA is programmed, does it behave as you might expect? |
| Conclusions: Lessons Learned (What did you learn?): |
| Part 4 |
| Date: Procedure/Description of Test: |
| Observations: |
| Data: |

| Images/Drawings: |
|---|
| Results: |
| # Logic Cells Logic Utilization % |
| Questions: |
| Based on your observations of the board behavior once the FPGA is programmed, does it behave as you might expect? |
| Conclusions: |
| Lessons Learned (What did you learn?): |
| Part 5 |
| Date: Procedure/Description of Test: |
| Observations: |
| Data: |
| Images/Drawings: |
| Results: |
| # Logic Cells |
| Logic Utilization % |
| |

Questions:

| Based on your observations of the board behavior once the FPGA is programmed, does it behave as you might expect? How does this compare to the number of Logic Cells in Part 4? |
|--|
| Conclusions: |
| Lessons Learned (What did you learn?): |
| |
| Module 2 |
| |
| PWM |
| Author: Date: |
| Procedure/Description of Test: |
| |
| Observations: |
| Data: |
| Images/Drawings: |
| |
| Results: |
| Fmax |
| % Logic |
| Utilization Total registers |
| |
| Questions: |
| 1. Did the LED change brightness depending on the setting of the first 3 switches? |
| |
| Conclusioner |
| Conclusions: |

Lessons Learned (What did you learn?):

ADC

| Author: Date: | |
|--------------------------------------|--|
| Procedure/Description of Test | |
| Observations: | |
| Data: | |
| Images/Drawings: | |
| Results: | |
| Fmax | |
| %Logic Utilization | |
| | |
| Questions: | |
| 1. Does the board behave as y | ou expected? |
| 2. Is this a good voltmeter as | is? |
| 3. What could you change in ebetter? | either the board hardware or FPGA logic to make it perform |
| Conclusions: | |
| Lessons Learned (What did yo | u learn?): |

Module 3

NIOS II Hardware Design

| AIO9 II NATUWATE DESIYII |
|---|
| Author: Date: Procedure/Description of Test: |
| Observations: |
| Data: |
| mages/Drawings: |
| |
| Results: |
| Fmax |
| Logic Utilization |
| Utilization |
| |
| |
| Questions: |
| 1. What is the purpose of the Avalon Memory-Mapped Clock-Crossing Bridge? |
| |
| Conclusions: |
| Lessons Learned (What did you learn?): |
| |
| |

Module 4

Conclusions:

Lessons Learned (What did you learn?):

NIOS II Software Design and System Test