

Outlines

Introduction
Bluespec: Combinational Circuits
Bluespec: Sequential Circuits
Practices:
I: Right Shifter (Gate Primitives)
I: Right Shifter (Pipelined)
III SMIPS Microprocessor (Unpipelined)
III SMIPS Microprocessor (Pipelined)

3

Outlines

Introduction
Bluespec: Combinational Circuits
Bluespec: Sequential Circuits
Practices:
1: Right Shifter (Gate Primitives)
2: Right Shifter (Pipelined)
3: SMIPS Microprocessor (Unpipelined)
4: SMIPS Microprocessor (Pipelined)

2

What is Bluespec? A hardware design environment A language(Bluespec System Verilog) A workstation A compiler A simulator

Practice Environment

- ♦Lab Server (BUAA network):
 - IP Address: 10.254.52.1
 - SSH Port: 22
 - Username: your student ID (e.g., BY2006118)
 - Password: your student ID (e.g., BY2006118)


Change the password after you login in.

Note that Your account is created temporarily and shall be deleted at the end of this course, so don't leave important data there.

5

License Server

- ◆Open file ~/.bashrc
- Set the Environment Variable
 export BLUESPEC_HOME=/tools/bluespec
 export BLUESPECDIR=\$BLUESPEC_HOME/lib
 export PATH=\$PATH:\$BLUESPEC_HOME/bin
 export
 - LM_LICENSE_FILE=/home/bluespec/license/Bluespec_20210518.lic
- ◆source ~/.bashrc



6


HOWTO


- 1. Copy the lab_template folder to your own dir. [BY2006118@cu07 ~]\$ cp -r /home/bluespec/lab_template/ ./
- 2. Untar the Lab.tgz files (Lab1 as an example).

 [BY2006118@cu07 ~]\$ cd lab_template/

 [BY2006118@cu07 lab_template]\$ tar -xvf Lab1.tgz
- 3. Enter the directory and run the spec file. [BY2006118@cu07 lab_template]\$ cd Lab1/ [BY2006118@cu07 Lab1]\$ bluespec Lab1.bspec

7







Lab1 Example Project File Editor Bluesim object created: ./model_mkTests.(h,o) Simulation shared library created: out.so Simulation executable created: ./out ./RightShifterTypes.bsv

10


12

Content Design of a combinational ALU starting with primitive gates And, Or and Not Combinational circuits as acyclic wiring diagrams of primitive gates Introduction to BSV ■ Intro to types – enum, typedefs, numeric types, int#(32) vs integer, bool vs bit#(1), vectors Simple operations: concatenation, conditionals, loops Functions Static elaboration and a structural interpretation of the textual code






Simple combinational circuits: Ripple-carry Adder



Types A type is a grouping of values ■ Integer: 1, 2, 3, ... ■ Bool: True, False ■ Bit: 0,1 A pair of Integers: Tuple2# (Integer, Integer) A function fname from Integers to Integers: function Integer fname (Integer arg) Every expression and variable in a Bluespec program has a type; sometimes it is specified explicitly and sometimes it is deduced by the compiler Thus we say an expression has a type or belongs to a type Each expression has a unique type

17



Type declaration versus deduction The programmer writes down types of some expressions in a program and the compiler deduces the types of the rest of expressions • If the type deduction cannot be performed or the type declarations are inconsistent then the compiler complains **function** Bit#(2) **fa**(Bit#(1) a, Bit#(1) b, Bit#(1) c in); Bit # (1) s = (a ^ b) ^ c in; Bit#(2) c out = $(a & b) | (c in & (a ^ b));$ return (c out, s); type error endfunction Type checking prevents lots of silly mistakes

```
"let" syntax
   ♦ The "let" syntax: asks compiler to infer type
      avoids having to write down types explicitly
      ■ let cs0 = fa(x[0], y[0], c[0]); The same
      ■ Bits#(2) cs0 = fa(x[0], y[0], c[0]);
20
```

Parameterized types: # A type declaration itself can be parameterized by other types Parameters are indicated by using the syntax '#' For example Bit# (n) represents n bits and can be instantiated by specifying a value of n Bit# (1), Bit# (32), Bit# (8), ...

21

23

An w-bit Ripple-Carry Adder function Bit#(w+1) addN(Bit#(w) x, Bit#(w) y, Bit#(1) c0); Bit#(w) s; Bit#(w+1) c=0; c[0] = c0; for (Integer i=0; i<w; i=i+1)</pre> begin Not quite correct let cs = fa(x[i],y[i],c[i]); c[i+1] = cs[1]; s[i] = cs[0];end Unfold the loop to get return {c[w],s}; the wiring diagram endfunction x[w-1] |y[w-1] c[2] c[w-1] s[w-1] s[1] s[0]

22

valueOf(w) versus w

◆ Each expression has a type and a value and these come from two entirely disjoint worlds

◆ w in Bit#(w) resides in the types world

◆ Sometimes we need to use values from the types world into actual computation. The function valueOf allows us to do that

■ Thus

i<w is not type correct
i<valueOf(w) is type correct

TAdd# (w, 1) Versus w+1 Sometimes we need to perform operations in the types world that are very similar to the operations in the value world Examples: Add, Mul, Log We define a few special operators in the types world for such operations Examples: TAdd# (m, n), TMul# (m, n), ...

A w-bit Ripple-Carry Adder function Bit # (TAdd# (w, 1)) addN (Bit# (w) x, Bit# (w) y, Bit#(1) c0); Bit#(w) s; Bit#(TAdd#(w,1)) c; c[0] = c0; let valw = valueOf(w); → types world for (Integer i=0; i < valw; i=i+1)</pre> equivalent of w+1 let cs = fa(x[i],y[i],c[i]); Lifting a type c[i+1] = cs[1]; s[i] = cs[0];into the value end world return {c[valw],s}; endfunction Structural interpretation of a loop – unfold it to generate an acyclic graph

```
A w-bit Ripple-Carry Adder

corrected

function Bit#(TAdd#(w,1)) addN(Bit#(w) x, Bit#(w) y,
Bit#(w) s; Bit#(TAdd#(w,1)) c=0; c[0] = c0;
let valw = valueOf(w);
for(Integer i=0; i<valw; i=i+1)
begin
let cs = fa(x[i],y[i],c[i]);
c[i+1] = cs[1]; s[i] = cs[0];
end
return {c[valw],s};
endfunction
```

26

```
Static Elaboration phase


◆ When Bluespec program are compiled, type checking is done first. Then the compiler eliminates many constructs which have no direct hardware meaning, like Integers, loops


for(Integer i=0; i<valw; i=i+1) begin
let cs = fa(x[i],y[i],c[i]);
c[i+1] = cs[1]; s[i] = cs[0];
end


cs0 = fa(x[0], y[0], c[0]); c[1]=cs0[1]; s[0]=cs0[0]; cs1 = fa(x[1], y[1], c[1]); c[2]=cs1[1]; s[1]=cs1[0]; ...
csw = fa(x[valw-1], y[valw-1], c[valw-1]);
c[valw] = csw[1]; s[valw-1] = csw[0];
```


27


Integer versus Int#(32) • In mathematics integers are unbounded but in computer systems integers always have a fixed size Bluespec allows us to express both types of integers, though unbounded integers are used only as a programming convenience for(Integer i=0; i<valw; i=i+1)</pre> let cs = fa(x[i],y[i],c[i]); c[i+1] = cs[1]; s[i] = cs[0];29
















A 4-way multiplexer

case (s1,s0) matches
0: A;
1: B;
2: C;
3: D;
endcase


D S₀







A Degression on Types Suppose we have a variable c whose values can represent three different colors We can declare the type of c to be Bit#(2) and say that 00 represents Red, 01 Blue and 10 Green A better way is to create a new type called Color as follows: typedef enum {Red, Blue, Green} Color deriving (Bits, Eq); Types The compiler will automatically assign some bit prevent us representation to the three colors and also from mixing provide a function to test if two colors are equal. raw bits and If you do not use "deriving" then you will have to bits that specify the representation and equality represent

```
Combinational ALU
   function Data alu (Data a, Data b, AluFunc func);
     Data res = case(func)
                              Given an implementation of
        Add : (a + b);
                              the primitive operations like
             : (a - b);
                              addN, Shift, etc. the ALU
                              can be implemented simply
             : (a & b);
                              by introducing a mux
             : (a | b);
                              controlled by op to select the
        Xor
             : (a ^ b);
                              appropriate circuit
        Nor : \sim (a | b);
        Slt : zeroExtend( pack( signedLT(a, b) ) );
        Sltu : zeroExtend( pack( a < b ) );
        LShift: (a << b[4:0]);
        RShift: (a >> b[4:0]);
        Sra : signedShiftRight(a, b[4:0]);
     endcase;
     return res;
   endfunction
40
```





ALU including Comparison operators a LShift Eq Add func brFunc



Combinational 32-bit multiply function Bit#(64) mul32(Bit#(32) a, Bit#(32) b); Bit#(32) prod = 0; Bit#(32) tp = 0; for(Integer i = 0; i < 32; i = i+1) begin Bit#(32) m = (a[i]==0)? 0 : b; Bit#(33) sum = add32(m,tp,0); prod[i] = sum[0]; tp = truncateLSB(sum); end return (tp,prod); endfunction</pre>

What Did We Learn? Combinational circuits in Bluespec Add, shift, multiply Bluespec Types Parameterized valueOf Tadd# Integer vs Int# Enumerated Types Static Elaboration

Design issues with

combinational multiply

Lot of hardware

32-bit multiply uses 31 add32 circuits


Long chains of gates


32-bit ripple carry adder has a 31-long chain of gates


32-bit multiply has 31 ripple carry adders in sequence!

The speed of a combinational circuit is determined by its longest input-to-output path


Can we do better?











Combinational 32-bit multiply **function** Bit#(64) mul32(Bit#(32) a, Bit#(32) b); Bit#(32) prod = 0;Bit#(32) tp = 0;for (Integer i = 0; i < 32; i = i+1) Combinational Bit#(32) m = (a[i]==0)? 0 : b; circuit uses 31 Bit#(33) sum = add32(m, tp, 0); add32 circuits prod[i] = sum[0];tp = truncateLSB(sum); return {tp,prod}; endfunction We can reuse the same add32 circuit if we can store the partial results in some storage device, e.g., register




















Expressing a loop using registers int s = s0: We need two registers for (int i = 0; i < 32; i = i+1) { to hold s and i values from one iteration to s = f(s);the next. return s; C-code These registers are initialized when the computation starts and updated every cycle until the computation terminates sel = start en = start | notDone notDone









Sequential multiply Reg#(Bit#(32)) a <- mkRegU();</pre> Reg#(Bit#(32)) b <- mkRegU();</pre> state Reg#(Bit#(32)) prod <-mkRegU();</pre> elements Reg#(Bit#(32)) tp <- mkRegU(); Reg#(Bit#(6)) i <- mkReg(32); rule mulStep if (i < 32); Bit#(32) m = (a[i]==0)? 0 : b;a rule to Bit#(33) sum = add32(m, tp, 0); describe prod[i] <= sum[0];</pre> the tp <= sum[32:1]; dynamic $i \le i+1;$ behavior endrule similar to the The rule won't fire loop body in the until i is set to value combinational smaller than 32 version

62


```
Replacing repeated
selections by shifts
      Reg#(Bit#(32)) a <- mkRegU();
      Reg#(Bit#(32)) b <- mkRegU();
      Reg#(Bit#(32)) prod <-mkRegU();</pre>
      Reg#(Bit#(32)) tp <- mkRegU();
      Reg#(Bit#(6)) i <- mkReg(32);
  rule mulStep if (i < 32);
     Bit#(32) m = (a[0]==0)? 0 : b;
     a \le (a >> 1);
     Bit#(33) sum = add32(m, tp, 0);
     prod <= {sum[0], (prod >> 1)[30:0]};
     tp \leq sum[32:1];
     i \le i+1;
  endrule
```







Circuit analysis Number of add32 circuits has been reduced from 31 to one, though some registers and muxes have been added The longest combinational path has been reduced from 31 serial add32's to one add32 plus a few muxes ♦ The sequential circuit will take 31 clock cycles to compute an answer

66








Module: Method Interface bIn rdy esult rdy _ result (low) done s1 = start_en → OR —→s2 s2 = start en | !done M02-70

70

```
Sequential n-bit multiply
module mkMultiplyN (MultiplyN#(n));
      Req#(Bit#(n)) a <- mkReqU();</pre>
      Req#(Bit#(n)) b <- mkReqU();</pre>
      Reg#(Bit#(n)) prod <-mkRegU();
      Reg#(Bit#(n)) tp <- mkRegU();
     let nv = fromInteger(valueOf(n));
     Reg#(Bit#(TAdd#(TLog#(n),1))) i <- mkReg(nv);
  rule mulStep if (i != nv);
    Bit#(n) m = (a[0]==0)? 0 : b;
    Bit#(Tadd#(n,1)) sum = addN(m,tp,0);
    prod <= {sum[0], (prod >> 1)[(nv-2):0]};
    tp <= truncateLSB(sum); a <= a >> 1; i <= i+1;
  endrule
  method Action start (Bit# (n) aIn, Bit# (n) bIn) if (i == nv);
    a <= aIn; b <= bIn; i <= 0; tp <= 0; prod <= 0;
  method Bit#(Tadd#(n,n)) result() if (i == nv);
    return {tp,prod};
  endmethod endmodule
                                                       M02-72
```

Multiply Module interface Multiply; method Action start (Bit#(32) a, Bit#(32) b); method Bit#(64) result(); endinterface The same interface can be implemented in many different ways: module mkMultiply (Multiply) module mkBlockMultiply (Multiply) module mkBoothMultiply (Multiply) ...

73




What Did We Learn? State Sequential circuits Reduce duplication/area at the cost of speed, additional state, and control How to implement sequential circuits in Bluespec


74

76

Practice 1 (Lab1.docx)

- To build up a right shifter from gate primitives
 - First, you will build a simple 1-bit multiplexer
 - Next, you will write a simple polymorphic multiplexer using for loops
 - Using the gate-level multiplexer function, you will then construct a combinational right-shifter
 - Finally, add a simple gate-level modification to the right shifter to support the arithmetic right shift operation






Practice 2 (Lab2.docx) ◆This lab is to implement a sequential circuit version of your shifter and a pipelined version of your shifter.

78

Practice 3 (Lab3.docx part1) Working with a two stage, unpipelined sequential circuit version of a SMIPS microprocessor completing the code and adding a third stage (still unpipelined) to the code. Resolving mispredicted branches 80



Practice 4 (Lab3.docx part2)


A two stage pipelined version of the SMIPS processor


You need to modify the code to send the branch resolution to fetch stage, irrespective of whether it's mispredicted or not

On a branch mispredict, change the epoch, to throw away wrong path instructions

83

Modify a two stages unpipelined sequential circuit version to a third stages unpipelined version
 1. Fetch
 2. Decode, RegisterRead, Execute, ⇒
 Memory, Writeback
 1. Fetch
 2. Decode, RegisterRead, Execute, Memory
 3. Writeback







▼ Com	putation 5	al Instructions 5 5 6	
0	rs rt	rd 0 func	$rd \leftarrow (rs) func (rt)$
opcode	rs rt	immediate	$rt \leftarrow (rs)$ op immediate
31 26 2 rs is t	he base reg	ister	(rs) + displacement
		on of a Load or the s	ource for a Store

Instruction formats 6 5 5 5 6 opcode rs rt rd shamt func R-type opcode rs rt immediate I-type 26 J-type opcode target Only three formats but the fields are used differently by different types of instructions

86


Conditional (o	n GPR) PC-relat	tive branch
opcode rs	offset	BEQZ, BNEZ
6 5 5 opcode rs	register-indirec	JR, JALR
- 1 		
Unconditional	absolute jumps	







Implementing an ISA Instruction fetch requires an Instruction memory, PC Decode requires understanding the instruction format Register Fetch requires interaction with a register file with a specific number of read/write ports ALU must have the ability to carry out the specified ops Memory operations requires a data memory Write-back requires interaction with the register file Update the PC requires arithmetic ops to calculate pc and condition

90








Single-Cycle SMIPS code structure (simplified) module mkProc(Proc); Reg#(Addr) pc <- mkRegU; RFile rf <- mkRFile; IMemory iMem <- mkIMemory; DMemory dMem <- mkDMemory; rule doProc (Cop.started); let inst = iMem.reg(pc); let dInst = decode(inst); let rVal1 = rf.rd1(validRegValue(dInst.rSrc1)); let rVal2 = rf.rd2(validRegValue(dInst.rSrc2)); let eInst = exec(dInst, rVal1, rVal2, pc, ?); update rf, pc and dMem

94

```
Typedefs
   typedef enum {Alu, Ld, St, J, Jr, Jal, Jalr, Br}
   IType deriving (Bits, Eq);
   typedef enum {Eq, Neq, Le, Lt, Ge, Gt, AT, NT}
  BrFunc deriving (Bits, Eq);
   typedef enum {Add, Sub, And, Or, Xor, Nor, Slt, Sltu,
                 LShift, RShift, Sra}
  AluFunc deriving (Bits, Eq);
                        Bluespec at Beihang
1/9/2013
```



99

Instruction Encoding				
		= 6'b001001;		
Bit#(6)	opSLTI =	= 6'b001010;		
Bit #(6)	opLW =	= 6'b100011;		
Bit #(6)	opSW =	= 6'b101011;		
Bit#(6)	opJ ====================================	= 6'b000010;		
Bit #(6)	opBEQ =	= 6'b000100;		
Bit#(6)	opFUNC =	= 6'b000000;		
Bit #(6)	fcADDU =	= 6'b100001;		
Bit #(6)	fcAND =	= 6'b100100;		
Bit # (6)	fcJR	= .6′b0.01.00.0;		
Bit#(6)	onPT =	= 6/b000001;		
		= 5'b00000;		
Bit#(6)		= 5'b00100;		

100

```
Decode Function
function DecodedInst decode (Bit# (32) inst);
  DecodedInst dInst = ?;
                                           initially
  let opcode = inst[ 31 : 26 ];
                                         undefined
  let rs = inst[ 25 : 21 ];
  let rt = inst[ 20 : 16 ];
  let rd = inst[ 15 : 11 ];
  let funct = inst[ 5 : 0 ];
  let imm = inst[ 15 : 0 ];
  let target = inst[ 25 : 0 ];
  case (opcode)
     . . . .
  endcase
  return dInst;
endfunction
```

```
Decoding ALU Instructions
 case (opcode)
opADDIU, opSLTI, opSLTIU, opANDI, ...: begin
     dInst.iType = Alu;
     dInst.aluFunc = case (opcode)
       opADDIU, opLUI: Add;
       opSLTI: Slt;
     endcase;
     dInst.dst = validReg(rt);
     dInst.src1 = validReg(rs);
     dInst.src2 = Invalid;
     dInst.imm = Valid(case (opcode)
       opADDIU, opSLTI, opSLTIU: signExtend(imm);
      opLUI: {imm, 16'b0};
       default: zeroExtend(imm);
     endcase);
     dInst.brFunc = NT;
                       Bluespec at Beihang
```

```
Decoding Load Instructions
 opLB, opLH, opLW, opLBU, opLHU: begin
  dInst.iType = Ld;
  dInst.byteEn = replicate(False);
  case (opcode)
   opLB, opLBU: dInst.byteEn[0] = True;
   opLH, opLHU: begin
    dInst.byteEn[0] = True;dInst.byteEn[1] = True;
   opLW: dInst.byteEn = replicate(True);
  endcase
  dInst.aluFunc = Add;
  dInst.dst = validReg(rt);
   dInst.src1 = validReg(rs); dInst.src2 = Invalid;
   dInst.imm = Valid(signExtend(imm));
   dInst.brFunc = NT;
                     Bluespec at Beihang
```

103

```
Decoding Branch Instructions
    opBEQ, opBNE, opBLEZ, opBGTZ, opRT:
      begin
        dInst.iType = Br;
        dInst.brFunc = case(opcode)
          opBEQ: Eq;
          opBNE: Neq;
          opBLEZ: Le;
          opBGTZ: Gt;
          opRT: (rt==rtBLTZ ? Lt : Ge);
         endcase;
        dInst.dst = Invalid;
        dInst.src1 = validReg(rs);
        dInst.src2 = (opcode==opBEQ || opcode==opBNE)?
     validReg(rt) : Invalid;
        dInst.imm = Valid(signExtend(imm) << 2);</pre>
                        Bluespec at Beihang
/9/2013
```


104


```
Decoding Jump Instructions

opJ, opJAL:
begin
dInst.iType = J;
dInst.dst = opcode == opJ? Invalid:
validReg(31);
dInst.src1 = Invalid;
dInst.src2 = Invalid;
dInst.imm =
Valid(zeroExtend({target,2'b00}));
dInst.brFunc = AT;
end

Bluespec at Beihang

102
```





107

```
Execute Function
function ExecInst exec(DecodedInst dinst, Data rVall,
Data rVal2, Addr pc, Addr ppc, Data copVal);
 ExecInst eInst = ?;
  Data aluVal2 = isValid(dInst.imm) ?
validValue(dInst.imm) : rVal2;
 let aluRes = alu(rVal1, aluVal2, dInst.aluFunc);
 eInst.iType = dInst.iType;
  eInst.data = dInst.iType == Mfc0? copVal :
              dInst.iType == Mtc0? rVal1 :
               dInst.iType==St?
               (dInst.iType==J | | dInst.iType==Jr) ?
                 (pc+4) : aluRes;
  eInst.byteEn = dInst.byteEn;
  eInst.unsignedLd = dInst.unsignedLd;
                   Bluespec at Beihang
```

Some Useful Functions

function Maybe#(FullIndx) validReg(RIndx idx) = Valid
(FullIndx(regType: Normal, idx: idx));

function Maybe#(FullIndx) validCop(RIndx idx) = Valid
(FullIndx(regType: CopReg, idx: idx));

function RIndx validRegValue(Maybe#(FullIndx) idx) = validValue(idx).idx;

```
Execute Function (2)

let brTaken = aluBr(rVall, rVal2, dInst.brFunc);
let brAddr = brAddrCalc(pc, rVall, dInst.iType, validValue(dInst.imm), brTaken);
eInst.mispredict = brAddr != ppc;

eInst.brTaken = brTaken;
eInst.addr = (dInst.iType == Ld || dInst.iType == St) ? aluRes : brAddr;

eInst.dst = dInst.dst;

return eInst;
endfunction
Bluespec at Belhang
108
```

```
ALU
function Data alu (Data a, Data b, AluFunc func);
  Data res = case(func)
    Add: (a + b);
    Sub : (a - b);
    And : (a & b);
          : (a | b);
    Xor : (a ^ b);
    Nor : ~(a | b);
    Slt : zeroExtend( pack( signedLT(a, b) ) );
    Sltu : zeroExtend( pack( a < b ) );</pre>
    LShift: (a << b[4:0]);
    RShift: (a >> b[4:0]);
    Sra : signedShiftRight(a, b[4:0]);
  endcase;
  return res;
endfunction
                      Bluespec at Beihang
```

```
Branch Address Calculation

function Addr brAddrCalc(Addr pc, Data val, IType
iType, Data imm, Bool taken);
Addr pcPlus4 = pc + 4;
Addr targetAddr = case (iType)

J: {pcPlus4[31:28], imm[27:0]};
Jr: val;
Br: (taken? pcPlus4 + imm: pcPlus4);
Alu, Id, St, Mfc0, Mtc0, Unsupported: pcPlus4;
endcase;
return targetAddr;
endfunction

Bluespec at Beihang
```


111 112


```
Branch Resolution

function Bool aluBr(Data a, Data b, BrFunc brFunc);
Bool brTaken = case(brFunc)
Eq : (a == b);
Neq : (a != b);
Le : signedLE(a, 0);
Lt : signedLT(a, 0);
Ge : signedGE(a, 0);
Gt : signedGT(a, 0);
AT : True;
NT : False;
endcase;
return brTaken;
endfunction

Bluespec at Belhang 110
```

```
Single-Cycle SMIPS
    module [Module] mkProc(Proc);
     Reg#(Addr) pc <- mkRegU;
     RFile rf <- mkRFile;
     IMemory iMem <- mkIMemory;</pre>
     DMemory dMem <- mkDMemory;
     Cop --- cop <- mkCop;
    rule doProc(cop.started);
     let inst = iMem.req(pc);
     let dInst = decode(inst);
     // trace - print the instruction
     diplay("pc: %h inst: (%h) expanded: ", pc, inst,
      showInst(inst));
       // read register values
       let rVal1 = rf.rd1(validRegValue(dInst.src1));
       let rVal2 = rf.rd2(validRegValue(dInst.src2));
                            Bluespec at Beihang
1/9/2013
```





Single-Cycle SMIPS(2) atomic state updates write back if (isValid (eInst.dst) && validValue (eInst.dst).regType = Normal) rf.wr(validRegValue(eInst.dst), eInst.data); // update the pc depending on whether the branch is taken or not pc <= eInst.brTaken ? eInst.addr : pc + 4;