ADV-HPC

Matteo Nunziante

Università degli studi di Trieste

June 2024

Contents

1	Ma	atrix Multiplication	3	
1	Intr	roduction	3	
2	Met	thodology	3	
3	Implementation			
	3.1	Initialization	3	
	3.2	Communication	4	
	3.3	Computation	5	
		3.3.1 GPU Computation	5	
4	Scaling Results 6			
	4.1	Matmul	6	
	4.2	C-BLAS	7	
	4.3	$N = 10000 \dots \dots$	7	
	4.4	N = 80000	8	
	4.5	CU-BLAS	9	
II	Ja	acob i	10	
1	Intr	roduction	11	
1	1.1		11 11	
	1.1	-	11	
	1.3		12	
	1.4		12	
		1.4.1 Two-Side	12	
			13	
	1.5		14	
	1.6	,	15	
2	Scal	ling Results	15	
	2.1	CPU	15	
	2.2	GPU	16	
	2.3	OneSide Communcation	18	
		2.3.1 Fence	18	
		2.3.2 Lock	20	
\mathbf{A}	Moi	re Plots	22	

Part I

Matrix Multiplication

1 Introduction

This part is about the performance analysis of matrix multiplication in a distributed OpenMP + MPI + CUDA setting. Matrix product it is level 3 Blas function, it perform $O(N^3)$ operations on $O(N^2)$ data.

- Naive Matrix Multiplication using parallel nested loops.
- C-BLAS using dgemm function.
- CU-BLAS using cublasDgemm function.

The chosen function will perform the usual matrix multiplication $C = A \cdot B$

2 Methodology

The goal is to implement multiple distributed matrix multiplication algorithms compatible with preexisting code. The main focus is on the performance of the algorithms in terms of execution time for the different sections as follows:

- Initialization Always perfromed on CPU. A is initialized to the Identity while elements of B follow an increasing sequence from 0 to N*N.
- Communication is performed to gather the columns of B.
- Computation performed using the above mentioned routines.

Analysis of performance is also based on the Speedup metric to measure the relative performance of the serial (1 process) and multiprocess implementations. For a given workload of k (for instance the dimension of the matrix) the speedup for *size* workers is defined as:

$$S_{size} = \frac{T_1}{T_{size}}$$

Note about timings: for each section execution time is the maximum of the times measured for each process.

3 Implementation

3.1 Initialization

Initialization is always performed on CPU using OMP threads, each process initializes a number of rows given by the formula:

$$N_{loc} = N/\text{size} + (\text{rank} < N\%size)$$

Where N is the number or rows of the matrix (and columns, assuming it is a square matrix), size is the number of mpi processes and rank is the id of the process.

This is repeated for matrix A, B and C.

```
double* sequence_initialize(unsigned long long int N,unsigned long long int M
      ,int size, int rank, char* fname)
  {
2
      unsigned long long int N_loc=N, offset=0;
3
      if (size > 1){
          N_loc = N/size + 1*(rank < N%size);</pre>
           offset = rank*N_loc + N%size*(rank >= N%size);
      double *A = (double*)malloc(N_loc*M*sizeof(double));
10
      #pragma omp parallel for
      for (int i = 0; i < N_loc*M; i++)</pre>
14
               A[i] = (offset*M+i);
      }
16
17
      return;
18 }
```

3.2 Communication

By construction, matrix matrix product iterates on rows of A and columns of B, this results in the need to gather the columns of B aggregating rows from every process. This is achieved with an All Gather.




Figure 1: All Gather

Since it only works on contingous blocks of memory, each process has to copy the selected columns in a new array, it can than proceed to call the MPI_All_Gather_v function (all gather v is necessary since the number of elements sent depends on the rows assigned to that process).

```
void cpu_copy_gather(double* restrict B,double* restrict B_loc, double*
    restrict B_mult, unsigned long long int N_loc, unsigned long long int N,
    unsigned long long int ncol, int *nrows, int *displs)

{
    #pragma omp parallel for collapse(2)
    for(unsigned long long int k = 0; k < N_loc; k++) {
        for(unsigned long long int j = 0; j < ncol; j++) {
            B_loc[k*ncol+j] = B[N*k + j];
    }
}</pre>
```

Matrix allocation is performed only once at the beginning of the program, since tests showed it is a quite consuming operation.

3.3 Computation

The actual product is performed block-wise among rows of matrix A stored in the process memory and columns of matrix B gathered as above. This is repeated size times as columns of B are gathered in chuncks of number of columns ncol = N/size + (i < N%size) where i is an index ranging from 0 to size - 1

```
Algorithm 2 Matrix Multiplication

1: for i = 1, 2, ..., size do

2: B_mult = Gather(B,i)

3: Copy B_mult to Device

4: mult(A,B_mult,C,i)

5: end for
```

Figure 2: Matrix Multiplication

3.3.1 GPU Computation

A quick note about the GPU computation.

Since the cuBLAS library uses column-major storage for matrices, the product is performed exploiting the fact that a row-major matrix is equivalent to the transposed in column-major order and the simple linear algebra property:

$$A \cdot B = C \iff B^T \cdot A^T = C^T$$

The kernel call is performed as follows:


```
cublasDgemm(handle, CUBLAS_OP_N, CUBLAS_OP_N, ncol, N_loc, N, &alpha, d_B_mult, ncol, d_A, N, &beta, &d_C[offset], N);
```

where ncol is the number of columns of B, N is the number of rows of B and columns of A, N_loc is the number of rows of A. An offset C pointer is passed as usual to avoid the need of temporary C matrix and additional copies.

4 Scaling Results

4.1 Matmul

Scaling is performed mapping processes to nodes (2x56 cores Intel Sapphire Rapids at 2.00 GHz) using all threads available (112 - no hyperthreading).







Figure 3: Matmul Scaling







Figure 4: Matmul init and comp

• Initialization doesn't scale well with the number of processes, this is due to the fact that the size of the matrix doesn't justify the overhead of threads creation.







Figure 5: Matmul comm and speedup

4.2 C-BLAS

Scaling is performed mapping processes to nodes (2x56 cores Intel Sapphire Rapids at 2.00 GHz) using all threads available (112 - no hyperthreading).

4.3 N = 10000







Figure 6: C-BLAS Scaling

• Communication is quite unstable, it is probably due to Leonardo's network congestion. Working on 16 nodes results in the lowest communication time, this is again an unexpected phenomena.







Figure 7: C-BLAS init and comp







Figure 8: C-BLAS comm and speedup

4.4 N = 80000







Figure 9: C-BLAS Scaling

• Initialization at 2 cpu nodes on 80000 size results in unexpected low timings. this is







Figure 10: C-BLAS init and comp







Figure 11: C-BLAS comm and speedup

not a coincidence, the initialization has been performed multiple times and the same phenomena has been observed. The size of the matrix (equivalent to a 55568 size on a single node) probably resonates with the memory architecture of the nodes even though analysis of cache misses (using perf) shows no significant difference between the two cases (40000 vs 80000 size).

4.5 CU-BLAS

Scaling is performed mapping processes to GPUs (4 x NVIDIA Ampere A100 GPUs, 64GB per node) assigning 8 cores per process (32 cores Ice Lake at 2.60 GHz per node)







Figure 12: CU-BLAS Scaling







Figure 13: CU-BLAS init and computation






Figure 14: CU-BLAS comm and speedup

Part II

Jacobi

1 Introduction

1.1 Domain Decomposition

Domain is partitioned as in Figure 15. Halo zones are needed since each cell needs to be updated using information from up, down, left and right neighbour.




Figure 15: Domain Decomposition

1.2 Initialization

Initializationi of the Matrix is performed using OMP / OACC when GPUs are available [16].




Figure 16: Initial Configuration - Boundary Conditions - 60x60 matrix

1.3 Evolution

Evolution of the matrix is performed again using OMP / OACC when GPUs are available.

```
void evolve( double* restrict matrix, double* restrict matrix_new, const int
      N_loc, const size_t dimension )
    #pragma acc parallel loop collapse(2) present( matrix, matrix_new )
    for(size_t i = 1 ; i < N_loc-1; ++i ){</pre>
      for(size_t j = 1; j < dimension+1; ++j ){</pre>
        matrix_new[ ( i * ( dimension + 2 ) ) + j ] = ( 0.25 ) *
6
           (matrix[ ( ( i - 1 ) * ( dimension + 2 ) ) + j ] +
            matrix[ ( i * ( dimension + 2 ) ) + ( j + 1 ) ] +
            matrix[ ( ( i + 1 ) * ( dimension + 2 ) ) + j ] +
            matrix[(i * (dimension + 2)) + (j - 1)]);
10
11
    }
12
13 }
```

1.4 MPI Communications

Communication is performed using MPI, two different strategies are implemented: Two-Side and One-Side communication.

1.4.1 Two-Side

Communication among processes allows to update the "shared" rows after the update of the "private" ones. Each process is set to send first and last internal (meaning row 1 and

¹shared and private do not refer to any memory policy but to the rows of the matrix that show up in multiple or just one process

my_row) rows to previous and next process defined by the formulas

```
next = rank == 0? MPI\_PROC\_NULL : rank - 1

prev = rank == size - 1? MPI\_PROC\_NULL : rank + 1
```

When working with GPUs communication is **Cuda-Aware**, avaoiding the extra copy to Host.

```
void update_boundaries(int rank, int size, double* local_matrix, int my_row,
      MPI_Request send_request;
      MPI_Status recv_status;
      int tag1=0,tag2=1;
      int prev = rank == 0? MPI_PROC_NULL : rank-1;
      int next = rank == size-1? MPI_PROC_NULL : rank+1;
      // sending last row to rank +1
11
      #pragma acc host_data use_device( local_matrix )
          MPI_Isend(&local_matrix[(my_row-2)*N],N, MPI_DOUBLE, next, tag1,
14
      MPI_COMM_WORLD, &send_request);
          // sending first row to rank -1
          MPI_Isend(&local_matrix[N],N, MPI_DOUBLE, prev, tag2, MPI_COMM_WORLD,
16
       &send_request);
          // reveiving first row from rank -1
18
          MPI_Irecv(local_matrix,N ,MPI_DOUBLE,prev,tag1,MPI_COMM_WORLD,&
19
          // receiving last row from rank +1
20
          MPI_Irecv(&local_matrix[(N_loc-1)*N],N ,MPI_DOUBLE,next,tag2,
      MPI_COMM_WORLD,&recv_req_1);
22
          MPI_Request array_of_requests[2] = {recv_req_0, recv_req_1};
23
24
          MPI_Waitall(2,array_of_requests, MPI_STATUS_IGNORE);
25
      }
26 }
```

The communication involves two **Non-Blocking Send** and two **Blocking Receive** for process, This choice avoids any possible deadlock and assures the process doesn't start a new iteration before getting updated shared rows.

1.4.2 One-Side

In the One-Side paradigm, the communication is performed using **MPI Windows**. Four windows are created, two for the upper and lower boundaries of the matrix and two for the new matrix. Such windows are than used in an alternate way to perform **MPI Get** operations.

For window creation infos are used to optimize communication setting the **same size** and **async progress** options.

```
MPI_Win win_u_n, win_d_n;
```

```
MPI_Win win_u, win_d;
      MPI_Info info;
      MPI_Info_create(&info);
      MPI_Info_set(info, "same_size", "true");
6
      MPI_Info_set(info, "async_progress", "true");
      MPI_Win win_u_n, win_d_n;
9
      MPI_Win_create(&matrix_new[dimension+2], (MPI_Aint)(dimension+2) * sizeof
10
      (double), sizeof(double), MPI_INFO_NULL, MPI_COMM_WORLD, &win_u_n);
      MPI_Win_create(&matrix_new[(N_loc-2)*(dimension+2)], (MPI_Aint)(dimension
      +2) * sizeof(double), sizeof(double), MPI_INFO_NULL, MPI_COMM_WORLD, &
      win_d_n);
      MPI_Win win_u, win_d;
13
      MPI_Win_create(&matrix[dimension+2], (MPI_Aint)(dimension+2) * sizeof(
      double), sizeof(double), MPI_INFO_NULL, MPI_COMM_WORLD, &win_u);
      MPI_Win_create(&matrix[(N_loc-2)*(dimension+2)], (MPI_Aint)(dimension+2)
      * sizeof(double), sizeof(double), MPI_INFO_NULL, MPI_COMM_WORLD, &win_d);
```

Both active and passive target communication are tested.

1.5 MPI I/O

Parallel write to binary file is also provided. As before, if working on GPUs Cuda-Aware write is performed.

```
void mpi_io(int rank, int size, double* local_matrix, int N_loc, int LDA,
      char* fname_snap, MPI_File file)
2 {
      char filename[256];
      sprintf(filename, "%s.bin", fname_snap);
4
5
      MPI_Offset offset = ((N_loc-2) * rank + (LDA-2)%size*(rank>=(LDA-2)%size)
      ) * LDA * sizeof(double);
      MPI_File_open(MPI_COMM_WORLD, filename, MPI_MODE_CREATE | MPI_MODE_WRONLY
      , MPI_INFO_NULL, &file);
      // Set the file pointer to the correct position
10
      MPI_File_seek(file, offset, MPI_SEEK_SET);
12
      // Set the file view
13
      MPI_File_set_view(file, offset, MPI_DOUBLE, MPI_DOUBLE, "native",
14
      MPI_INFO_NULL);
15
      // Write the local matrix block to the file
16
      #pragma acc host_data use_device( local_matrix )
17
      MPI_File_write(file, &local_matrix[LDA], (N_loc-2)*LDA, MPI_DOUBLE,
18
      MPI_STATUS_IGNORE);
      // Close the file
      MPI_File_close(&file);
21
22 }
```

The final image [17] can be showed using *Gnuplot*.




Figure 17: Final Configuration - 2000 iterations - 60x60 matrix

1.6 Computation

The final algorithm looks like this:


Algorithm 2 Jacobi

- 1: for $i = 1, 2, \dots, iterations$ do
- 2: $Evolve(M,M_new,N_loc,LDA)$
- 3: $Swap(M,M_new)$
- 4: update_halo(M,rank,size)
- 5: end for

2 Scaling Results

2.1 CPU

Scaling is performed mapping processes to nodes (2x56 cores Intel Sapphire Rapids at 2.00 GHz) using all threads available (112 - no hyperthreading).







Figure 18: CPU Scaling







Figure 19: CPU Scaling






Figure 20: CPU Scaling

2.2 GPU

Scaling is performed mapping 4 processes per node such that each one is responsible for one GPUs ($4 \times NVIDIA$ Ampere A100 GPUs, 64GB per node) assigning 8 cores per process ($32 \times NVIDIA$ Ampere A100 GPUs, 64GB per node) assigning 8 cores per process ($32 \times NVIDIA$ Ampere A100 GPUs, 64GB per node) assigning 8 cores per process ($32 \times NVIDIA$ Ampere A100 GPUs, 64GB per node) assigning 8 cores per process ($32 \times NVIDIA$ Ampere A100 GPUs, 64GB per node) assigning 8 cores per process ($32 \times NVIDIA$ Ampere A100 GPUs, 64GB per node) assigning 8 cores per process ($32 \times NVIDIA$ Ampere A100 GPUs, 64GB per node) assigning 8 cores per process ($32 \times NVIDIA$ Ampere A100 GPUs, 64GB per node) assigning 8 cores per process ($32 \times NVIDIA$ Ampere A100 GPUs, 64GB per node)




Figure 21: CPU Scaling

cores Ice Lake at 2.60 GHz per node)




Figure 22: GPU Scaling





Figure 23: GPU Scaling







Figure 24: GPU Scaling







Figure 25: CPU Scaling

2.3 OneSide Communication

2.3.1 Fence

Communication is then performed using active target communication, through the use of fences.

```
void update_boun_oneside_fence(int rank,int size,double* matrix_new,int N_loc
      ,int dimension, MPI_Win win_u, MPI_Win win_d)
2
      int prev = rank == 0? MPI_PROC_NULL : rank-1;
      int next = rank == size-1? MPI_PROC_NULL : rank+1;
      MPI_Win_fence(MPI_MODE_NOPUT, win_d);
      MPI_Win_fence(MPI_MODE_NOPUT, win_u);
      MPI_Get(matrix_new, dimension+2, MPI_DOUBLE, prev, 0, dimension+2,
      MPI_DOUBLE, win_d);
      MPI_Get(&matrix_new[(N_loc-1)*(dimension+2)], dimension+2, MPI_DOUBLE,
9
      next, 0, dimension+2, MPI_DOUBLE, win_u);
      MPI_Win_fence(MPI_MODE_NOPUT, win_u);
10
      MPI_Win_fence(MPI_MODE_NOPUT, win_d);
11
12
```







Figure 26: ONESIDE Fence Scaling







Figure 27: ONESIDE Fence Scaling







Figure 28: ONESIDE Fence Scaling







Figure 29: ONESIDE Fence Scaling

2.3.2 Lock

Communication is then performed using passive target communication, the process locks the window, gets the data and unlocks it. Beacuse of the passive target communication, one has to guarantee that the data is available before the process tries to get it, this is ensured by the use of a MPI_Barrier.

```
void update_boun_oneside_lock(int rank,int size,double* matrix_new,int N_loc,
      int dimension, MPI_Win win_u, MPI_Win win_d)
2
      MPI_Barrier(MPI_COMM_WORLD);
      int prev = rank == 0? MPI_PROC_NULL : rank-1;
      int next = rank == size-1? MPI_PROC_NULL : rank+1;
      if (rank|=0){
          MPI_Win_lock(MPI_LOCK_EXCLUSIVE, prev, MPI_MODE_NOCHECK, win_d);
          MPI_Get(matrix_new, dimension+2, MPI_DOUBLE, prev, 0, dimension+2,
      MPI_DOUBLE, win_d);
          MPI_Win_unlock(prev, win_d);
      if (rank!=size-1) {
          MPI_Win_lock(MPI_LOCK_EXCLUSIVE, next, MPI_MODE_NOCHECK, win_u);
14
15
          MPI_Get(&matrix_new[(N_loc-1)*(dimension+2)], dimension+2, MPI_DOUBLE
      , next, 0, dimension+2, MPI_DOUBLE, win_u);
          MPI_Win_unlock(next, win_u);
16
17
18 }
```







Figure 30: ONESIDE Lock Scaling







Figure 31: ONESIDE Lock Scaling







Figure 32: ONESIDE Lock Scaling






Figure 33: ONESIDE Lock Scaling

Appendix A More Plots