

Intel® 64 and IA-32 Architectures Software Developer's Manual

Volume 2 (2A, 2B, 2C & 2D): Instruction Set Reference, A-Z

NOTE: The Intel 64 and IA-32 Architectures Software Developer's Manual consists of three volumes: *Basic Architecture*, Order Number 253665; *Instruction Set Reference A-Z*, Order Number 325383; *System Programming Guide*, Order Number 325384. Refer to all three volumes when evaluating your design needs.

Order Number: 325383-060US

September 2016

Intel technologies features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learn more at intel.com, or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting http://www.intel.com/design/literature.htm.

Intel, the Intel logo, Intel Atom, Intel Core, Intel SpeedStep, MMX, Pentium, VTune, and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 1997-2016, Intel Corporation. All Rights Reserved.

CONTENTS

PAGE

CHAPTER 1	
ABOUT	THIS MANUAL
1.1	INTEL® 64 AND IA-32 PROCESSORS COVERED IN THIS MANUAL
1.2	OVERVIEW OF VOLUME 2A, 2B, 2C AND 2D: INSTRUCTION SET REFERENCE
1.3	NOTATIONAL CONVENTIONS1-4
1.3.1	Bit and Byte Order1-4
1.3.2	Reserved Bits and Software Compatibility1-5
1.3.3	Instruction Operands
1.3.4	Hexadecimal and Binary Numbers1-5
1.3.5	Segmented Addressing1-6
1.3.6	Exceptions
1.3.7	A New Syntax for CPUID, CR, and MSR Values
1.4	RELATED LITERATURE
	Red tes circle to the control to the
CHAPTER 2	
	CTION FORMAT
2.1	INSTRUCTION FORMAT FOR PROTECTED MODE, REAL-ADDRESS MODE, AND VIRTUAL-8086 MODE
2.1.1	Instruction Prefixes
2.1.2	Opcodes2-3
2.1.3	ModR/M and SIB Bytes2-3
2.1.4	Displacement and Immediate Bytes2-3
2.1.5	Addressing-Mode Encoding of ModR/M and SIB Bytes2-4
2.2	IA-32E MODE
2.2.1	REX Prefixes
2.2.1.1	Encoding
2.2.1.2	More on REX Prefix Fields2-8
2.2.1.3	Displacement
2.2.1.4	Direct Memory-Offset MOVs
2.2.1.5	Immediates
2.2.1.6	RIP-Relative Addressing
2.2.1.7	Default 64-Bit Operand Size
2.2.2	Additional Encodings for Control and Debug Registers
2.3	INTEL® ADVANCED VECTOR EXTENSIONS (INTEL® AVX)
2.3.1	Instruction Format
2.3.2	VEX and the LOCK prefix2-13
2.3.3	VEX and the 66H, F2H, and F3H prefixes
2.3.4	VEX and the REX prefix
2.3.5	The VEX Prefix
2.3.5.1	VEX Byte 0, bits[7:0]
2.3.5.2	VEX Byte 0, bits[7:0]
2.3.5.3	3-byte VEX byte 1, bit[6] - 'X'
2.3.5.4	3-byte VEX byte 1, bit[5] - 'B'
2.3.5.5	3-byte VEX byte 2, bit[7] - 'W'
2.3.5.6	2-byte VEX Byte 1, bits[6:3] and 3-byte VEX Byte 2, bits [6:3]- 'vvvv' the Source or Dest Register Specifier 2-16
2.3.6	Instruction Operand Encoding and VEX.vvvv, ModR/M
2.3.6.1	3-byte VEX byte 1, bits[4:0] - "m-mmmm"
2.3.6.2	2-byte VEX byte 1, bit[2], and 3-byte VEX byte 2, bit [2]- "L"
2.3.6.3	2-byte VEX byte 1, bits[1:0], and 3-byte VEX byte 2, bits [1:0]- "pp"
2.3.7	The Opcode Byte
2.3.8	The MODRM, SIB, and Displacement Bytes
2.3.9	The Third Source Operand (Immediate Byte)
2.3.10	AVX Instructions and the Upper 128-bits of YMM registers
2.3.10.1	Vector Length Transition and Programming Considerations