5 V ECL D Flip-Flop With Set and Reset

The MC10EL/100EL31 is a D flip-flop with set and reset. The device is functionally equivalent to the E131 device with higher performance capabilities. With propagation delays and output transition times significantly faster than the E131, the EL31 is ideally suited for those applications which require the ultimate in AC performance.

Both set and reset inputs are asynchronous, level triggered signals. Data enters the master portion of the flip-flop when clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock.

The 100 Series contains temperature compensation.

Features

- 475 ps Propagation Delay
- 2.8 GHz Toggle Frequency
- ESD Protection: > 1 kV Human Body Model, > 100 V Machine Model
- PECL Mode Operating Range: $V_{CC} = 4.2 \text{ V}$ to 5.7 V with $V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range: V_{CC} = 0 V with $V_{EE} = -4.2 \text{ V}$ to -5.7 V
- Internal Input Pulldown Resistors on D, CLK, S, and R
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Metastability 125 ps (see Application Note AN1504)
- Transistor Count = 79 devices
- Pb-Free Packages are Available




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS*



SOIC-8 **D SUFFIX CASE 751**





TSSOP-8 **DT SUFFIX** CASE 948R











DFN8 MN SUFFIX CASE 506AA

H = MC10L = Wafer Lot K = MC100Y = Year 4T = MC10W = Work Week 2I = MC100M = Date Code A = Assembly Location • = Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

1




Figure 1. Logic Diagram and Pinout Assignment

Table 1. TRUTH TABLE

D	S*	R*	CLK	Q
L H x	L L		Z Z X	пπг
X X	L H	H H	X	L Undef

Z = LOW to HIGH Transition

Table 2. PIN DESCRIPTION

PIN	FUNCTION
S D R CLK Q, Q V CC VEE EP	ECL Set Input ECL Data Input ECL Reset Input ECL Clock Input ECL Data Outputs Positive Supply Negative Supply (DFN8 only) Thermal exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply (GND) or leave unconnected, floating open.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		8	V
V _{EE}	NECL Mode Power Supply	V _{CC} = 0 V		-8	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$\begin{aligned} &V_{I} \leq V_{CC} \\ &V_{I} \geq V_{EE} \end{aligned}$	6 -6	V V
l _{out}	Output Current	Continuous Surge		50 100	mA mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 SOIC-8	190 130	°C/W °C/W
θ _{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8	41 to 44	°C/W
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-8 TSSOP-8	185 140	°C/W
θЈС	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to 44 ± 5%	°C/W
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	DFN8 DFN8	129 84	°C/W °C/W
T _{sol}	Wave Solder Pb Pb-Free	<2 to 3 sec @ 248°C <2 to 3 sec @ 260°C		265 265	°C
θ_{JC}	Thermal Resistance (Junction-to-Case)	(Note 1)	DFN8	35 to 40	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

^{*} Pins will default low when left open.

^{1.} JEDEC standard multilayer board - 2S2P (2 signal, 2 power)

Table 4. 10EL SERIES PECL DC CHARACTERISTICS V_{CC} = 5.0 V; V_{EE} = 0 V (Note 2)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		27	32		27	32		27	32	mA
V _{OH}	Output HIGH Voltage (Note 5)	3920	4010	4110	4020	4105	4190	4090	4185	4280	mV
V _{OL}	Output LOW Voltage (Note 3)	3050	3200	3350	3050	3210	3370	3050	3227	3405	mV
V _{IH}	Input HIGH Voltage	3770		4110	3870		4190	3940		4280	mV
V _{IL}	Input LOW Voltage	3050		3500	3050		3520	3050		3555	mV
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current	0.5			0.5			0.3			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 2. Input and output parameters vary 1:1 with V $_{CC}$. V $_{EE}$ can vary +0.25 V / -0.5 V.
- 3. Outputs are terminated through a 50 ohm resistor to V_{CC}-2 volts.

Table 5. 10EL SERIES NECL DC CHARACTERISTICS $V_{CC} = 0 \text{ V}$; $V_{EE} = -5.0 \text{ V}$ (Note 4)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		27	32		27	32		27	32	mA
V _{OH}	Output HIGH Voltage (Note 5)	-1080	-990	-890	-980	-895	-810	-910	-815	-720	mV
V _{OL}	Output LOW Voltage (Note 5)	-1950	-1800	-1650	-1950	-1790	-1630	-1950	-1773	-1595	mV
V _{IH}	Input HIGH Voltage	-1230		-890	-1130		-810	-1060		-720	mV
V _{IL}	Input LOW Voltage	-1950		-1500	-1950		-1480	-1950		-1445	mV
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current	0.5			0.5			0.3			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 4. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.25 V / -0.5 V.
- 5. Outputs are terminated through a 50 ohm resistor to V_{CC}-2 volts.

Table 6. 100EL SERIES PECL DC CHARACTERISTICS V_{CC} = 5.0 V; V_{EE} = 0 V (Note 6)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		27	32		27	32		31	37	mA
V _{OH}	Output HIGH Voltage (Note 7)	3915	3995	4120	3975	4045	4120	3975	4050	4120	mV
V _{OL}	Output LOW Voltage (Note 7)	3170	3305	3445	3190	3295	3380	3190	3295	3380	mV
V _{IH}	Input HIGH Voltage	3835		4120	3835		4120	3835		4120	mV
V _{IL}	Input LOW Voltage	3190		3525	3190		3525	3190		3525	mV
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 6. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.8 V / -0.5 V.
- 7. Outputs are terminated through a 50 ohm resistor to V_{CC}-2 volts.

Table 7. 100EL SERIES NECL DC CHARACTERISTICS $V_{CC} = 0 \text{ V}$; $V_{EE} = -5.0 \text{ V}$ (Note 8)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		27	32		27	32		31	37	mA
V _{OH}	Output HIGH Voltage (Note 9)	-1085	-1005	-880	-1025	-955	-880	-1025	-955	-880	mV
V _{OL}	Output LOW Voltage (Note 9)	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	mV
V _{IH}	Input HIGH Voltage	-1165		-880	-1165		-880	-1165		-880	mV
V _{IL}	Input LOW Voltage	-1810		-1475	-1810		-1475	-1810		-1475	mV
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 8. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.8 V / -0.5 V.
- 9. Outputs are terminated through a 50 ohm resistor to V_{CC}-2 volts.

Table 8. AC CHARACTERISTICS $V_{CC} = 5.0 \text{ V}$; $V_{EE} = 0 \text{ V}$ or $V_{CC} = 0 \text{ V}$; $V_{EE} = -5.0 \text{ V}$ (Note 10)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{max}	Maximum Toggle Frequency	2.0	2.5		2.2	2.8		2.2	2.8		GHz
t _{PLH} t _{PHL}	Propagation Delay to Output CLK S, R	315 295	465 455	630 630	375 355	475 465	590 590	430 400	530 510	645 645	ps
t _S	Setup Time Hold Time	150 250	0 100		150 250	0 100		150 250	0 100		ps
t _{RR}	Set/Reset Recovery	400	200		400	200		400	200		ps
t _{PW}	Minimum Pulse Width CLK, Set, Reset	400			400			400			ps
tJITTER	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
t _r t _f	Output Rise/Fall Times Q (20% – 80%)	100	225	350	100	225	350	100	225	350	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

10.10 Series: V_{EE} can vary +0.25 V / -0.5 V. 100 Series: V_{EE} can vary +0.8 V / -0.5 V.




Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

ORDERING INFORMATION

Device	Package	Shipping [†]
MC10EL31D	SOIC-8	98 Units / Rail
MC10EL31DG	SOIC-8 (Pb-Free)	98 Units / Rail
MC10EL31DR2	SOIC-8	2500 / Tape & Reel
MC10EL31DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
MC10EL31DT	TSSOP-8	100 Units / Rail
MC10EL31DTG	TSSOP-8 (Pb-Free)	100 Units / Rail
MC10EL31DTR2	TSSOP-8	2500 / Tape & Reel
MC10EL31DTR2G	TSSOP-8 (Pb-Free)	2500 / Tape & Reel
MC10EL31MNR4	DFN8	1000 / Tape & Reel
MC10EL31MNR4G	DFN8 (Pb-Free)	1000 / Tape & Reel
MC100EL31D	SOIC-8	98 Units / Rail
MC100EL31DG	SOIC-8 (Pb-Free)	98 Units / Rail
MC100EL31DR2	SOIC-8	2500 / Tape & Reel
MC100EL31DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
MC100EL31DT	TSSOP-8	100 Units / Rail
MC100EL31DTG	TSSOP-8 (Pb-Free)	100 Units / Rail
MC100EL31DTR2	TSSOP-8	2500 / Tape & Reel
MC100EL31DTR2G	TSSOP-8 (Pb-Free)	2500 / Tape & Reel
MC100EL31MNR4	DFN8	1000 / Tape & Reel
MC100EL31MNR4G	DFN8 (Pb-Free)	1000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPICE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AND8001/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes


AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE
 MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE
- PEH SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
- 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
C	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27	7 BSC	0.050 BSC			
Н	0.10	0.25	0.004	0.010		
Ĺ	0.19	0.25	0.007	0.010		
K	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
N	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-8 **DT SUFFIX** PLASTIC TSSOP PACKAGE CASE 948R-02 **ISSUE A**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.
 PROTRUSIONS OR GATE BURRS. MOLD FLASH
 OR GATE BURRS SHALL NOT EXCEED 0.15
 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD
 FLASH OR PROTRUSION. INTERLEAD FLASH OR
 PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
 PER SIDE.


 5. TERMINAL NUMBERS ARE SHOWN FOR
 REFERENCE ONLY.


 6. DIMENSION A AND B ARE TO BE DETERMINED
 AT DATUM PLANE -W-.


	MILLIN	METERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	2.90	3.10	0.114	0.122			
В	2.90	3.10	0.114	0.122			
С	0.80	1.10	0.031	0.043			
D	0.05	0.15	0.002	0.006			
F	0.40	0.70	0.016	0.028			
G	0.65	BSC	0.026	BSC			
K	0.25	0.40	0.010	0.016			
L	4.90	BSC	0.193 BSC				
М	0 °	6 °	0 °	6°			

PACKAGE DIMENSIONS

DFN8 CASE 506AA-01 ISSUE D







NOTES:

- DIMENSIONING AND TOLERANCING PER
 ASME Y14.5M, 1994.
- ASME Y14.3M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.

 4. COPLANARITY APPLIES TO THE EXPOSED DAD A COMPTL AS THE TERMINAL.
- PAD AS WELL AS THE TERMINALS.

	MILLIMETERS						
DIM	MIN	MAX					
Α	0.80	1.00					
A1	0.00	0.05					
А3	0.20	REF					
b	0.20	0.30					
D	2.00	BSC					
D2	1.10	1.30					
Е	2.00	BSC					
E2	0.70	0.90					
е	0.50	BSC					
K	0.20	-					
L	0.25	0.35					

ECLinPS is a trademark of Semiconductor Components INdustries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative