




<OrgName> <OrgAddr1>		Title: Block Diagram		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet 1	Number of Sheets	25








<OrgName> <OrgAddr1>		Title: Power tree+ sequence		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet 2	Number of Sheets	25




<OrgName> <OrgAddr1>		Title: Reset Diagram		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet 3	Number of Sheets	25

Reference	Note
TP1	FPGA SDM_IO8 pin
TP2	FPGA SDM_IO12 pin
TP3	V1P8_VCCADC
TP4	V1P8_VCCPLL_SDM
TP5	VOP78F
TP9	USB Type C PD controller, ADC 1 input
TP10	USB Type C PD controller, ADC 2 input
TP11	USB Type C PD controller, ADC 3 input
TP12	USB Type C PD controller, ADC 4 input
TP13	VBUS_PP (15-20V) input
TP14	GND
TP18	VIN_3V3 (External)
TP19	USB Type C PD controller, LDO_3V3
TP20	USB Type C PD controller, LDO_1V5
TP21	U5, SYN
TP22	U6, SYN
TP23	U7, SYN
TP24	U11, SYNOUT


<OrgName> <OrgAddr1>		Title: Configuration table		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet 4	Number of Sheets	25




<OrgName> <OrgAddr1>		Title: QSPI, SDM Configuration		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 5	Number of Sheets 25	



A3CY050B B18A
474_BGA
Altera
A3CY050B



Reference CLK IN
166.6666MHZ LVDS-1.8V
connect to bank voltage 1.1V
>> OK, same as reference



A3CY050B B18A
474_BGA
Altera
A3CY050B


HVIO Bank 6D

Bank voltage 1.1V


<OrgName> <OrgAddr1>		Title: FPGA LPDDR4 IO		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 6	Number of Sheets 25	




<OrgName> <OrgAddr1>		Title: PC1104, 8D3-8D5 IO		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	0	01
Review	<Engineer Name>	Sheet 7	Number of Sheets	25






A3CY0508 B18A
474_BGA
Altera
A3CY0508





<OrgName> <OrgAddr1>		Title: PMD		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 8	Number of Sheets 25	









<OrgName> <OrgAddr1>		Title: Mechanical		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 11	Number of Sheets 25	








<OrgName> <OrgAddr1>		Title: FPGA POWER SUPPLY TEST POINT		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 12	Number of Sheets 25	



A3CY050B B18A
474_BGA
Altera
A3CY050B




<div> <div><OrgName></div> <div><OrgAddr1></div> </div>		<div>Title:</div> <div>FPGA Ground & NC</div>		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet 13	Number of Sheets	25




FPGA_VCC_IO_SDM

FPGA_VCCIO_PIO_SDM

FPGA_VCCIO_SDM



FPGA_VCCIO_PIO_3A



FPGA_VCCPLLDIG_SDM






V1P8_VCCADC

V1P8_VCCADC

FPGA_VCCFUSEWR_SDM



FPGA_VCC_HSSI_L1

FPGA_VCCPT_HVIO





FPGA_VCCCL_SDM



FPGA_VCCIO_HVIO






<OrgName> <OrgAddr1>		Title: FPGA DECAP		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 14	Number of Sheets	25




<OrgName> <OrgAddr>		Title: Type C, PD controller, VBUS_PP		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 15	Number of Sheets	25




<OrgName> <OrgAddr1>		Title: Irush Protection, EMI Filtter		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet 16	Number of Sheets	25









<OrgName> <OrgAddr1>		Title: V5P0, V3P3, V1P1		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 17	Number of Sheets 25	




<OrgName> <OrgAddr1>		Title: V1P0, V1P2, V1P8		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 18	Number of Sheets 25	






<OrgName> <OrgAddr1>		Title: VOP78		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 19	Number of Sheets 25	




<OrgName> <OrgAddr1>		Title: LDO, Load SW			
Responsible	Name	Date	Size	Rev	
Design	<Checker>	Saturday, December 06, 2025	C	01	
Review	<Engineer Name>	Sheet	20	Number of Sheets	
				25	







<OrgName> <OrgAddr1>		Title: RESET		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet 24	Number of Sheets	25



<OrgName> <OrgAddr1>		Title: Power sequence		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet 25	Number of Sheets	25