



<OrgName> <OrgAddr1>		Title: Block Diagram		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet	1	Number of Sheets 25




<OrgName> <OrgAddr1>		Title: Power tree+ sequence		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet	2	Number of Sheets 25




<OrgName> <OrgAddr1>		Title: Reset Diagram		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet	3	Number of Sheets 25

Reference	Note
TP1	FPGA SDM_IO8 pin
TP2	FPGA SDM_IO12 pin
TP3	V1P8_VCCADC
TP4	V1P8_VCCPLL_SDM
TP5	VOP78F
TP9	USB Type C PD controller, ADC 1 input
TP10	USB Type C PD controller, ADC 2 input
TP11	USB Type C PD controller, ADC 3 input
TP12	USB Type C PD controller, ADC 4 input
TP13	VBUS_PP (15-20V) input
TP14	GND
TP18	VIN_3V3 (External)
TP19	USB Type C PD controller, LDO_3V3
TP20	USB Type C PD controller, LDO_1V5
TP21	U5, SYN
TP22	U6, SYN
TP23	U7, SYN
TP24	U11, SYNOOUT


<OrgName> <OrgAddr1>		Title: Configuration table		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet	4	Number of Sheets 25



<OrgName> <OrgAdd1>		Title: QSPI, SDM Configuration		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet	5	Number of Sheets 25




A3CY050B E
474_BGA
Altera
A3CY050B





A3CY050B B18A
474_BGA
Altera

Reference CLK IN
166.666MHZ LVDS-1.8V
connect to bank voltage 1.1V



<OrgName> <OrgAddr1>		Title: FPGA LPDDR4 IO		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 6	Number of Pages 25	




HVIO Bank 6A

A3CY050
474_BGA
Altera




HVIO Bank 6E

A3C
474
Altas




HVIO Bank 6B

A3CY0506
474_BGA
Altera




HVTO Bank 6F

A3C
474
AIn



HVIO Bank 6C


A3CY0506
474_BGA
Altera





HVIO Bank 60

A3
474
Alt
A3


<OrgName> <OrgAdd1>		Title: PCI104, BD3-BD5 IO		
Responsible	Name	Date	Size	Rev.
Design	<Checker>	Saturday, December 06, 2025	D	01
Review	<Engineer Name>	Sheet	7	Number of Sheets 25










<OrgName> <OrgAddr1>		Title: USBC-UART Debug		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet 10	Number of Sheets	25





<OrgName> <OrgAddr1>		Title: Mechanical		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet	11	Number of Sheets 25



<OrgName>		Title: FPGA POWER SUPPLY TEST POINT		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 12	Number of Sheets 25	











NOTES:

1. THE HOST TO CLEAR 'DEAD BATTERY' FLAG ON POWER-UP THROUGH I₂C TO REDUCE HEAT DISSIPATION IN PD CONTROLLER IC
2. V MIN = 9V
3. V MAX = 20V
4. I OP = 3A
5. I MAX = 5A
6. I₂C ADDRESS = 0x21





<OrgName>		Title: Type C, PD controller, VBUS_PP		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 15	Number of Sheets 25	




<OrgName> <OrgAddr1>		Title: Irush Protection, EMI Filter		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet	16	Number of Sheets 25




<OrgName> <OrgAddr1>		Title: V5P0, V3P3, V1P1		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet	17	Number of Sheets 25







<OrgName> <OrgAddr1>		Title: V1P0, V1P2, V1P8		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet	18	Number of Sheets 25




<OrgName> <OrgAddr1>		Title: V0P78		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 19	Number of Sheets 25	




<OrgName> <OrgAddr1>		Title: LDO, Load SW		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet	20	Number of Sheets 25




<OrgName> <OrgAddr1>		Title: LPDDR4_Power		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet 21	Number of Sheets	25




<OrgName> <OrgAddr1>		Title: LPDDR4 IO		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet	22	Number of Sheets 25



<OrgName>		Title: CLock		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	C	01
Review	<Engineer Name>	Sheet 23	Number of Sheets 25	



<OrgName> <OrgAddr1>		Title: RESET		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet	24	Number of Sheets 25



<OrgName> <OrgAddr1>		Title: Power sequence		
Responsible	Name	Date	Size	Rev
Design	<Checker>	Saturday, December 06, 2025	B	01
Review	<Engineer Name>	Sheet	25	Number of Sheets 25