Towards Loop Pipelining for a Verified HLS Tool

Yann Herklotz, John Wickerson



• HLS cannot be used for **critical applications**.


- HLS cannot be used for **critical applications**.
 - Even simple programs can produce bugs in HLS tools.

```
unsigned int x = 0x1194D7FF;
int arr[6]={1,1,1,1,1,1};
int main() {
  for (int i = 0; i < 2; i++) x = x >> arr[i];
  return x;
}
```

- HLS cannot be used for **critical applications**.
 - Even simple programs can produce bugs in HLS tools.
- Functional testing of hardware has to be redone.


- HLS cannot be used for **critical applications**.
 - Even simple programs can produce bugs in HLS tools.
- Functional testing of hardware has to be redone.
- Goal: Create a practical, formally verified HLS tool in Coq.

Current Status of Vericert



Current work adds hyperblock scheduling to Vericert.

Current Status of Vericert



We argue we can add hardware loop pipelining as a source-to-source transformation doing software loop pipelining, which is easier to verify in Coq.

3

Outline

Loop Pipelining

Verifying Loop Pipelining

Comparing Software and Hardware Loop Pipelining

Wrapping up

The Need for Loop Pipelining

 Main difficulty with having hardware as a target is the need to pipeline loops.

```
for (int i = 3; i < N; i++)
    acc[i] = acc[i-3]*c+x[i]*y[i];</pre>
```


The Need for Loop Pipelining

 Main difficulty with having hardware as a target is the need to pipeline loops.

```
for (int i = 3; i < N; i++) {
1 \times 18 = i - 3
1 x16 = load[1, x18]
\bigcirc x8 = x16 * x1
2 \times 12 = load[3, i]
3 \times 13 = load \cdot 2 \cdot i 
2 \times 7 = \times 12 \times \times 13
2 \times 11 = x8 + x7
\bigcirc store[1, i] = x11
   i = i + 1
```

The Need for Loop Pipelining


 Main difficulty with having hardware as a target is the need to pipeline loops.



Ideas Behind Static Hardware Loop Pipelining

One Possible Workflow

- Generate scheduling constraints for linear code as well as loops.
- Solve for a scheduling using an ILP solver.
- Place the instructions into the cycle that it was assigned to.



Verifying Hardware Pipelining is Difficult

Normally part of the scheduling step.

Verifying Hardware Pipelining is Difficult

- Normally part of the scheduling step.
- Lose control about how the loops are translated, the fundamental structure of the loop could change and would be difficult to identify again.


Outline


Loop Pipelining


Verifying Loop Pipelining


Comparing Software and Hardware Loop Pipelining

Wrapping up










- Source-to-source transformation to generate a **pipeline** in **software**.
- Use rotating register file to avoid unrolling due to modulo variable expansion.



```
for (int i = 3; i < N; i++) {
    ⊕[i]
    2Γi−27
    1 [i-3]
    1 [i]
    \bigcirc[i-1]
    i = i + 1
```

 Use predicated execution to avoid adding explicit prologue and epilogue.

```
for (int i = 3; i < N+4; i++) {
                                               if p0: 1 [i]
                                               if p0: 2[i]
if (i < N): p0 = true
                                               if p0: 3[i]
|| if p0: p1 = true
                                               if p1: 2[i-1]
|| if p1: p2 = true
                                               if p2: 2[i-2]
|| if p2: p3 = true
                                               if p3: 1 [i-3]
if (i >= N): p0 = false
|| if !p0: p1 = false
|| if !p1: p2 = false
                                               if p0: 1 [i]
                                               if p1: 1 [i-1]
|| if !p2: p3 = false
                                               i = i + 1
```

Use Abstract Interpretation to Verify the Transformation

Abstract Interpretation

Define an α , such that $\alpha(\mathcal{C})$ evaluates some code \mathcal{C} and returns **symbolic** states for all registers.

Use Abstract Interpretation to Verify the Transformation

Abstract Interpretation

Define an α , such that $\alpha(\mathcal{C})$ evaluates some code \mathcal{C} and returns **symbolic** states for all registers.


Example

Executing the following code will evaluate to the following symbolic code:


$$\alpha \begin{pmatrix} x = 2 \\ y = x + z \end{pmatrix} = \begin{matrix} x \mapsto 2 \\ y \mapsto 2 + z^0 \end{matrix}$$




• Difficult to prove the loop pipelining algorithm correct directly.



• Difficult to prove the loop pipelining algorithm correct directly.



Instead, use a verified validator to check the schedule.



• Instead, use a verified validator to check the schedule.

Verifying Software Loop Pipelining

For a loop \mathcal{L}_1 and a pipelined loop \mathcal{L}_2 , we want to prove:

$$\forall N, \alpha(\mathcal{L}_1^N) = \alpha(\mathcal{L}_2^N)$$

ullet This is not feasible as N is often not known statically

Verifying Software Loop Pipelining

For a loop \mathcal{L}_1 and a pipelined loop \mathcal{L}_2 , we want to prove:

$$\forall N, \alpha(\mathcal{L}_1^N) = \alpha(\mathcal{L}_2^N)$$

ullet This is not feasible as N is often not known statically

It is enough to prove various static properties:

$$\alpha\left(\begin{smallmatrix} \mathfrak{g}_{0} & \mathfrak{g}$$

Outline

Loop Pipelining

Verifying Loop Pipelining

Comparing Software and Hardware Loop Pipelining

Wrapping up

Comparing Pipelines in Hardware and Software

Representation

Hardware pipelining each instruction is put into a state and it is filled with data at the correct II.

Software pipelining the code represents the kernel of the pipeline, expressing each repeating instruction.

Comparing Pipelines in Hardware and Software

Representation

Hardware pipelining each instruction is put into a state and it is filled with data at the correct II.

Software pipelining the code represents the kernel of the pipeline, expressing each repeating instruction.

Pipelines themselvs are identical

• In terms of **expressivity**, both hardware and software pipelining can express the **same loop pipelines**.

Outline

Loop Pipelining

Verifying Loop Pipelining

Comparing Software and Hardware Loop Pipelining

Wrapping up

Conclusion

- Verifying hardware pipelining together with scheduling is difficult.
 - Too many instructions move around and their positions need to be recovered.
- By doing software pipelining followed by instruction scheduling and hardware generation, hardware pipelines can be approximated.
 - Same pipeline but with slightly higher resource usage.