Lab 6 Report

Name: Frank Le

UT EID: fpl227

Section #: 16100

a) Lab Report

When starting on the lab I chose to reuse all of my code from lab 4. By using previous code, all I needed to do to finish this lab was to adjust my previous code and to add another module called stopwatch.

My main approach to implementing the stopwatch functionality was using if-else statements. All 4 of the modes I needed to implement were placed in an always block with if statements that would direct which mode the stopwatch was in currently. I had an input "mode" that would select which mode the stopwatch was in. I also created variables such as startstop and finish to indicate whether the stop button was pushed and to check if the stopwatch finished counting.

I implemented the first mode (counting from 00.00 to 99.99) by first checking to see if both the stopwatch is stopped and reset. By doing so I would load in the starting values such as 0 into the registers to begin counting from 0. Next, I checked to see if the stopwatch was not stopped and if finish was not true. If these conditions were met, then the stopwatch would begin counting from 00.00 to 99.99. This was implemented through nested if-else statements which would check from left most to right most digit to see if the value 9 was reached. If 9 wasn't reached then the register would increment, if it was reached it would

reached 99.99. At any point during counting the user could press the stop button to stop counting and press it again to resume. I implemented this by checking to see if stop was pressed and reset was not pressed. Once these conditions were met, I loaded in the current value into the register to ensure no incrementing was occurring.

Once I finished the first mode's functionality the remaining modes to implement were basically the same with minor adjustments. For mode 2, instead of initially loading 0 for all the digits, I loaded the tens and ones digit with the values from the switches. For mode 3, I loaded 9 into all the digits initially and decremented the registers instead of incrementing. The if statements also checked to see if the register reached 0 instead of 9 like the previous modes. Finally, mode 4 was exactly like mode 3 but I loaded the values from the switches into the tens and one place just like mode 2.


One of the major challenges with this lab was getting mode 2 and mode 4 to function correctly with an input greater than 9. Initially my design caused the stopwatch to rollover incorrectly because it didn't account for this corner case. However, this issue was resolved through if statements to check if the input was greater than 9.

b) **Summary of system**

This lab is a design for a stopwatch using Verilog and a FPGA board. The stopwatch has 4 different modes depending on the user's input on SW[1:0]: a mode to increment from 00.00 to 99.99, a mode that will increment from an externally loaded value from SW[15:8], a mode to decrement from 99.99 to 00.00, and a mode that will decrement from an


externally loaded value from SW[15:8]. The user can stop and resume the stopwatch by pressing the center button and can also reset the stopwatch by pressing the up button.


c) High Level Block Diagram




.v Files:

Stopwatch:







clk_div_disp:

```
| Project Formandors | PROJECT MANAGER | Project Life Pro
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  write_bitstream Complete ✓

□ Default Layout ✓


? ×
                                                                                                                                                                                                                                                                              Language Templates
                                                                                                                                                                                                                                                                                                                    Create Block Design
                                                                                                                                                                                                                                                                                                                10 : //
21 : Soddin clk_div_dimc
21 : Soddin clk_div_dimc
22 : Soddin clk_div_dimc
23 : Soddin clk_div_dimc
24 : Innot reset,
25 : Soddin clk_div_dimc
25 : Soddin clk_div_dimc
26 : Soddin clk_div_dimc
27 : Soddin clk_div_dimc
28 : resc [18:2] 1 timc_oon + 0;
29 : resc [18:2] 1 timc_oon + 0;
20 : sinus ficcosed clk) bezin
28 : Soddin clk_div_dimc_oon + 0;
29 : Soddin clk_dimc_oon + 0;
20 : Sodd
                                                 Generate Block Design

✓ SIMULATION


    Open Elaborated Design

                                                 Report Methodology
                                                                            Report DRC
                      Run Synthesis
                          Run Implementation
                          B Generate Bitstream
```


hex2seg:



time_mux_state_machine:




time_multiplexing_main:




Testbench:


Mode 1:




Mode 2:



Mode 3:



Mode 4:



Constraints:

