

Lab 4 Report

Name: Frank Le

UT EID: fpl227

Professor: Dr. Orshansky

Checklist:

Part 1 -

- i. Simulation waveform of the flight attendant call system
- ii. K-map for next_state for dataflow modelling
- iii. Boolean expression for next_state for dataflow modelling
- iv. Completed design file (.v) for dataflow modelling

Part 2 -

- v. State graph for rising-edge detector
- vi. Completed design files (.v) including the top module and clock divider
- vii. Testbench code
- viii. Simulation waveform screenshot
- ix. Constraints file (Just the uncommented portion)


Part 3 -

- x. High-level block diagram of the system
- xi. Frequency calculations
- xii. Completed design files (.v) of all modules in the system
- xiii. Testbench code
- xiv. Simulation waveform screenshot
- xv. Constraints file (Just the uncommented portion)

Note → *The Verilog codes and the uncommented portions of the constraint files should be copied in your lab report and the **actual Verilog (.v), Constraint (.xdc)***

files and Bitstream (.bit) files need to be zipped and submitted as well on Canvas. You are not allowed to change your codes after final submission as the TAs may download the submitted codes or bitstream files from Canvas during checkouts. For the truth table, K-maps minimizations and algebraic expressions, you are free to draw them on paper and then put the pictures in your lab report, but please make sure it is legible for the TAs to grade it properly.

i) Simulation waveform of the flight attendant call system



- ii) K-map for next_state for dataflow modelling
- iii) Boolean expression for next_state for dataflow modelling

Frank LR
fp1227
EE316
Dr. Orshansky

Lab 4

Part I

```

graph LR
    Q0((Q0  
D=0)) -- "call" --> Q1((Q1  
D=1))
    Q1 -- "cancel" --> Q0
    Q0 -- "call, call" / "cancel, cancel" --> Q0
    Q1 -- "call, call" / "cancel, cancel" --> Q1
    Init((Init)) --> Q0
  
```

Form: Inputs: call, cancel, Outputs: D

Truth Table: Encode states - Q0=0, Q1=1

		Inputs		D (next_state)	
	Q	call	cancel		
Q0	0	0	0	0	0
	0	0	1	0	0
	0	1	0	1	1
	0	1	1	1	1
Q1	1	0	0	1	1
	1	0	1	0	0
	1	1	0	1	1
	1	1	1	1	1


ii) K-Map

Q \ call/cancel	00	01	11	10
0	0	0	1	1
1	1	1	1	1

iii) Minimized Next_state equation

$$\text{next_state} = \text{call} + Q \cdot \text{cancel}'$$


iv) Completed design file (.v) for dataflow modelling



The screenshot displays the Vivado IDE interface for a project named 'project_4'. The left sidebar contains the 'PROJECT MANAGER' with various toolbars and a tree view showing project components like 'Settings', 'Add Sources', 'Language Templates', 'IP Catalog', 'IP INTEGRATOR', 'SIMULATION', 'RTL ANALYSIS', 'SYNTHESIS', 'IMPLEMENTATION', and 'PROGRAM AND DEBUG'. The main editor window shows the Verilog source file 'call_system_dataflow.v'. The code is a module definition for 'call_system_dataflow' with inputs 'clk', 'cancel', and 'light_state', and an output 'reg_light_state'. It includes a 'vire' block for 'next_state', an 'always' block for state transitions, and an 'endmodule' statement. The status bar at the bottom indicates '24.14 Insert Verilog'.


```
1 //timescale 1ns / 1ps
2 //////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 10/22/2019 07:55:47 PM
7 // Design Name:
8 // Module Name: call_system_dataflow
9 // Project Name:
10 // Target Device:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23 module call_system_dataflow(
24     input clk,
25     input call,
26     input cancel,
27     output reg light_state
28 );
29
30     vire next_state;
31     initial light_state = 0;
32
33     assign next_state = call | light_state(cancel);
34
35     always @(posedge clk) begin
36         light_state <= next_state;
37     end
38 endmodule
39
40
```


v) State graph for rising-edge detector




vi) Completed design files (.v) including the top module and clock divider

Top Module:



The screenshot shows the Vivado IDE interface for project 'project_4'. The 'PROJECT MANAGER' pane on the left lists various design stages. The main editor displays the Verilog source code for 'edge_detector.v'. The code defines a module with inputs 'clk', 'signal', and 'reset', and an output 'res_outedge'. It includes a clock divider module 'clkdiv' and a state machine for edge detection. The state machine has two states: 'state' and 'next'. The output 'res_outedge' is set to '1'b1' when the state is 'state' and '1'b0' when the state is 'next'. The code is as follows:


```
22 module edge_detector(
23     input clk,
24     input signal,
25     input reset,
26     output res_outedge
27 );
28
29 vire slow_clk; //divided clk
30 reg [1:0] state; //Stores current state
31 reg [1:0] next; //Stores next state
32
33 //Instantiate clk divider module
34 clkdiv cl(clk(clk), .reset(reset), .clk_out(slow_clk));
35
36 //Combinational Logic
37 always @(*) begin
38     case(state)
39         2'b11: begin
40             outedge = 1'b1;
41             if(signal) next = 2'b11;
42             else next = 2'b11;
43         end
44         2'b10: begin
45             outedge = 1'b1;
46             if(signal) next = 2'b11;
47             else next = 2'b11;
48         end
49         2'b01: begin
50             outedge = 1'b1;
51             if(signal) next = 2'b11;
52             else next = 2'b11;
53         end
54         default: begin
55             next = 2'b11;
56             outedge = 1'b1;
57         end
58     endcase
59 end
60
61 //Sequential Logic
62 always @(posedge slow_clk) begin
63     if(reset) state <= 2'b11; //Note that this is a synchronous reset
64     else state <= next; //change state
65 end
66
67 endmodule
```




The screenshot shows the Vivado IDE interface for project 'project_4'. The 'PROJECT MANAGER' pane on the left lists various design stages. The main editor displays the Verilog source code for 'clkdiv.v'. The code defines a module with inputs 'clk', 'reset', and 'clk_out', and an output 'res_outedge'. It includes a clock divider module 'clkdiv' and a state machine for edge detection. The state machine has two states: 'state' and 'next'. The output 'res_outedge' is set to '1'b1' when the state is 'state' and '1'b0' when the state is 'next'. The code is as follows:

```
26 input reset,
27 output res_outedge
28 );
29
30 vire slow_clk; //divided clk
31 reg [1:0] state; //Stores current state
32 reg [1:0] next; //Stores next state
33
34 //Instantiate clk divider module
35 clkdiv cl(clk(clk), .reset(reset), .clk_out(slow_clk));
36
37 //Combinational Logic
38 always @(*) begin
39     case(state)
40         2'b11: begin
41             outedge = 1'b1;
42             if(signal) next = 2'b11;
43             else next = 2'b11;
44         end
45         2'b10: begin
46             outedge = 1'b1;
47             if(signal) next = 2'b11;
48             else next = 2'b11;
49         end
50         2'b01: begin
51             outedge = 1'b1;
52             if(signal) next = 2'b11;
53             else next = 2'b11;
54         end
55         default: begin
56             next = 2'b11;
57             outedge = 1'b1;
58         end
59     endcase
60 end
61
62 //Sequential Logic
63 always @(posedge slow_clk) begin
64     if(reset) state <= 2'b11; //Note that this is a synchronous reset
65     else state <= next; //change state
66 end
67
68 endmodule
```


Clock Divider:



vii) Testbench code



viii) Simulation waveform screenshot




ix) Constraints file (Just the uncommented portion)

The screenshot shows the Vivado 2019.1 constraints file for project_4. The file is titled 'PROJECT MANAGER - project_4'. It shows the uncommented portion of the constraints, including package pins and I/O standards. The constraints are as follows:

```
1 // Clock signal
2 set_property PACKAGE_PIN M5 [set_ports {clk}]
3 set_property IOSTANDARD LVCMOS33 [set_ports {clk}]
4 create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [set_ports {clk}]
5
6 // Switches
7 set_property PACKAGE_PIN Y17 [set_ports {siga}]
8 set_property IOSTANDARD LVCMOS33 [set_ports {siga}]
9
10 // Buttons
11 set_property PACKAGE_PIN U10 [set_ports {reset}]
12 set_property IOSTANDARD LVCMOS33 [set_ports {reset}]
13
14 // LEDs
15 set_property PACKAGE_PIN U16 [set_ports {outedge}]
16 set_property IOSTANDARD LVCMOS33 [set_ports {outedge}]
```

x) High-level block diagram of the system



xi) Frequency calculations

5 Hz

$$(100 \times 10^6 \text{ Hz})/x = 5 \text{ Hz}$$

$$x = (100 \times 10^6 \text{ Hz}) / 5 \text{ Hz}$$

$$x = 20000000$$

$$2^{25}/20000000 = 1.7$$

25 bits

5 kHz

$$(100 \times 10^6 \text{ Hz})/x = 5 \text{ kHz}$$

$$x = (100 \times 10^6 \text{ Hz}) / 5 \text{ kHz}$$


$$x = 20000$$

$$2^{15}/20000 = 1.6$$

15 bits

xii) Completed design files (.v) of all modules in the system

hex2seg:




The screenshot shows the Vivado 2019.1 IDE with the 'hex2seg.v' module open. The code defines a module with a 3-bit input 'SW' and a 6-bit output 'out'. It uses a case statement to map 8 input values to 8 output values, each represented by a 6-bit binary string. The output values are: 000001, 000111, 001000, 000110, 001001, 010000, 000111, and 000000. The code is as follows:

```
18 // Additional Comments:
19 //
20 //
21 //
22
23 module hex2seg (
24     input [3:0] SW,
25     output reg [6:0] out
26 );
27
28 always @(*) begin
29     case (SW)
30         4'b0000: out = 7'b0000001; //0
31         4'b0001: out = 7'b0001111; //1
32         4'b0010: out = 7'b0010010; //2
33         4'b0011: out = 7'b0001110; //3
34         4'b0100: out = 7'b0010010; //4
35         4'b0101: out = 7'b0100100; //5
36         4'b0110: out = 7'b0100000; //6
37         4'b0111: out = 7'b0001111; //7
38         4'b1000: out = 7'b0000000; //8
39         4'b1001: out = 7'b0000100; //9
40         4'b1010: out = 7'b0010000; //A
41         4'b1011: out = 7'b0100000; //B
42         4'b1100: out = 7'b0110001; //C
43         4'b1101: out = 7'b0000010; //D
44         4'b1110: out = 7'b0110000; //E
45         4'b1111: out = 7'b0111000; //F
46     endcase
47 end
48 endmodule
49
```

clk div disp:


5 Hz




The screenshot shows the Vivado 2019.1 IDE with the 'clk_div_disp.v' module open. The code defines a module with a clock input 'clk', a reset input 'reset', and a slow clock output 'slow_clk'. It uses a counter to divide the clock frequency by 200,000 to generate a 5 Hz signal. The code is as follows:


```
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
21 //
22
23 module clk_div_disp (
24     input clk,
25     input reset,
26     output reg slow_clk
27 );
28
29 reg [24:0] count = 0;
30
31 always @(posedge clk) begin
32     if(reset) count = 0;
33     else count = count + 1;
34
35     if(count == 200000) begin
36         slow_clk = ~slow_clk;
37         count = 0;
38     end
39 end
40 endmodule
41
```

5 kHz




time mux state machine:





time multiplexing main:



xiii) Testbench code


```
tb_time_mux_state_machine.v
C:/Users/voch1/project_4/srcs/sim_1/new/tb_time_mux_state_machine.v

23 module tb_time_mux_state_machine;
24 reg clk;
25 reg reset;
26 reg [15:0] SW;
27 wire [3:0] an;
28 wire [6:0] sseg;
29
30 time_multiplexing_main u1 (
31 .clk(clk),
32 .reset(reset),
33 .SW(SW),
34 .an(an),
35 .sseg(sseg)
36 );
37
38 initial begin
39
40 clk = 0;
41 reset = 1;
42 SW = 16'h0000;
43
44 #10
45 reset = 0;
46 SW = 16'h0004;
47
48 #10
49
50 SW = 16'h0036;
51
52 #10
53
54 reset = 1;
55
56 #10
57
58 reset = 0;
59
60 SW = 16'h0236;
61
62 #10
63
64
```

```
tb_time_mux_state_machine.v
C:/Users/voch1/project_4/srcs/sim_1/new/tb_time_mux_state_machine.v

33 .SW(SW),
34 .an(an),
35 .sseg(sseg)
36 );
37
38 initial begin
39
40 clk = 0;
41 reset = 1;
42 SW = 16'h0000;
43
44 #10
45 reset = 0;
46 SW = 16'h0004;
47
48 #10
49
50 SW = 16'h0036;
51
52 #10
53
54 reset = 1;
55
56 #10
57
58 reset = 0;
59
60 SW = 16'h0236;
61
62 #10
63
64 SW = 16'hA8CD;
65
66 end
67
68 always
69 #5 clk = ~clk;
70
71
72 endmodule
73
```


xiv) Simulation waveform screenshot



xv) Constraints file (Just the uncommented portion)

```
c_time_multiplexing.xdc
C:/Users/voch1/project_4/srcs/constrs_1/new/c_time_multiplexing.xdc

1: ## Clock signal
2: set_property PACKAGE_PIN W5 [get_ports {clk}]
3: set_property IOSTANDARD LVCMOS33 [get_ports {clk}]
4: create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk}]
5:
6: ## Switches
7: set_property PACKAGE_PIN V17 [get_ports {SW[0]}]
8: set_property IOSTANDARD LVCMOS33 [get_ports {SW[0]}]
9: set_property PACKAGE_PIN V16 [get_ports {SW[1]}]
10: set_property IOSTANDARD LVCMOS33 [get_ports {SW[1]}]
11: set_property PACKAGE_PIN W16 [get_ports {SW[2]}]
12: set_property IOSTANDARD LVCMOS33 [get_ports {SW[2]}]
13: set_property PACKAGE_PIN W17 [get_ports {SW[3]}]
14: set_property IOSTANDARD LVCMOS33 [get_ports {SW[3]}]
15: set_property PACKAGE_PIN W15 [get_ports {SW[4]}]
16: set_property IOSTANDARD LVCMOS33 [get_ports {SW[4]}]
17: set_property PACKAGE_PIN V15 [get_ports {SW[5]}]
18: set_property IOSTANDARD LVCMOS33 [get_ports {SW[5]}]
19: set_property PACKAGE_PIN W14 [get_ports {SW[6]}]
20: set_property IOSTANDARD LVCMOS33 [get_ports {SW[6]}]
21: set_property PACKAGE_PIN W13 [get_ports {SW[7]}]
22: set_property IOSTANDARD LVCMOS33 [get_ports {SW[7]}]
23: set_property PACKAGE_PIN V2 [get_ports {SW[8]}]
24: set_property IOSTANDARD LVCMOS33 [get_ports {SW[8]}]
25: set_property PACKAGE_PIN T3 [get_ports {SW[9]}]
26: set_property IOSTANDARD LVCMOS33 [get_ports {SW[9]}]
27: set_property PACKAGE_PIN T2 [get_ports {SW[10]}]
28: set_property IOSTANDARD LVCMOS33 [get_ports {SW[10]}]
29: set_property PACKAGE_PIN R3 [get_ports {SW[11]}]
30: set_property IOSTANDARD LVCMOS33 [get_ports {SW[11]}]
31: set_property PACKAGE_PIN W2 [get_ports {SW[12]}]
32: set_property IOSTANDARD LVCMOS33 [get_ports {SW[12]}]
33: set_property PACKAGE_PIN U1 [get_ports {SW[13]}]
34: set_property IOSTANDARD LVCMOS33 [get_ports {SW[13]}]
35: set_property PACKAGE_PIN T1 [get_ports {SW[14]}]
36: set_property IOSTANDARD LVCMOS33 [get_ports {SW[14]}]
37: set_property PACKAGE_PIN R2 [get_ports {SW[15]}]
38: set_property IOSTANDARD LVCMOS33 [get_ports {SW[15]}]
39:
40: ##7 segment display
41: set_property PACKAGE_PIN W7 [get_ports {sseg[6]}]
```

```
c_time_multiplexing.xdc
C:/Users/voch1/project_4/srcs/constrs_1/new/c_time_multiplexing.xdc

27: set_property PACKAGE_PIN T2 [get_ports {SW[10]}]
28:   set_property IOSTANDARD LVCMOS33 [get_ports {SW[10]}]
29: set_property PACKAGE_PIN R3 [get_ports {SW[11]}]
30:   set_property IOSTANDARD LVCMOS33 [get_ports {SW[11]}]
31: set_property PACKAGE_PIN W2 [get_ports {SW[12]}]
32:   set_property IOSTANDARD LVCMOS33 [get_ports {SW[12]}]
33: set_property PACKAGE_PIN U1 [get_ports {SW[13]}]
34:   set_property IOSTANDARD LVCMOS33 [get_ports {SW[13]}]
35: set_property PACKAGE_PIN T1 [get_ports {SW[14]}]
36:   set_property IOSTANDARD LVCMOS33 [get_ports {SW[14]}]
37: set_property PACKAGE_PIN R2 [get_ports {SW[15]}]
38:   set_property IOSTANDARD LVCMOS33 [get_ports {SW[15]}]
39:
40: ##7 segment display
41: set_property PACKAGE_PIN W7 [get_ports {sseg[6]}]
42:   set_property IOSTANDARD LVCMOS33 [get_ports {sseg[6]}]
43: set_property PACKAGE_PIN W6 [get_ports {sseg[5]}]
44:   set_property IOSTANDARD LVCMOS33 [get_ports {sseg[5]}]
45: set_property PACKAGE_PIN U0 [get_ports {sseg[4]}]
46:   set_property IOSTANDARD LVCMOS33 [get_ports {sseg[4]}]
47: set_property PACKAGE_PIN V8 [get_ports {sseg[3]}]
48:   set_property IOSTANDARD LVCMOS33 [get_ports {sseg[3]}]
49: set_property PACKAGE_PIN U5 [get_ports {sseg[2]}]
50:   set_property IOSTANDARD LVCMOS33 [get_ports {sseg[2]}]
51: set_property PACKAGE_PIN V5 [get_ports {sseg[1]}]
52:   set_property IOSTANDARD LVCMOS33 [get_ports {sseg[1]}]
53: set_property PACKAGE_PIN U7 [get_ports {sseg[0]}]
54:   set_property IOSTANDARD LVCMOS33 [get_ports {sseg[0]}]
55:
56: set_property PACKAGE_PIN U2 [get_ports {an[0]}]
57:   set_property IOSTANDARD LVCMOS33 [get_ports {an[0]}]
58: set_property PACKAGE_PIN U4 [get_ports {an[1]}]
59:   set_property IOSTANDARD LVCMOS33 [get_ports {an[1]}]
60: set_property PACKAGE_PIN V4 [get_ports {an[2]}]
61:   set_property IOSTANDARD LVCMOS33 [get_ports {an[2]}]
62: set_property PACKAGE_PIN W4 [get_ports {an[3]}]
63:   set_property IOSTANDARD LVCMOS33 [get_ports {an[3]}]
64:
65: ##Buttons
66: set_property PACKAGE_PIN U10 [get_ports {reset}]
67:   set_property IOSTANDARD LVCMOS33 [get_ports {reset}]
```