# **Lab 4 Report**

Name: Frank Le

UT EID: fpl227

**Professor: Dr. Orshansky** 

# **Checklist:**

#### Part 1 -

- i. Simulation waveform of the flight attendant call system
- ii. K-map for next\_state for dataflow modelling
- iii. Boolean expression for next\_state for dataflow modelling
- iv. Completed design file (.v) for dataflow modelling

## Part 2 -

- v. State graph for rising-edge detector
- vi. Completed design files (.v) including the top module and clock divider
- vii. Testbench code
- viii. Simulation waveform screenshot
- ix. Constraints file (Just the uncommented portion)


## Part 3 -

- x. High-level block diagram of the system
- xi. Frequency calculations
- xii. Completed design files (.v) of all modules in the system
- xiii. Testbench code
- xiv. Simulation waveform screenshot
- xv. Constraints file (Just the uncommented portion)

**Note**  $\rightarrow$  The Verilog codes and the uncommented portions of the constraint files should be copied in your lab report and the **actual Verilog** (.v), **Constraint** (.xdc)

You are not allowed	(.bit) files need to be zipped and submitted as well on Cared to change your codes after final submission as the TAs	may
the truth table, K-n draw them on pape	nitted codes or bitstream files from Canvas during checkouts maps minimizations and algebraic expressions, you are free and then put the pictures in your lab report, but please r	ee to
sure it is legible for i	the TAs to grade it properly.	


i) Simulation waveform of the flight attendant call system



- ii) K-map for next\_state for dataflow modelling
- iii) Boolean expression for next\_state for dataflow modelling

	Frank Le fp1227
	EE316
	Dr. Orshansky
	Lab 4
Part I	collicancel (call, call)
	Call Carrel
Enita	(QO) (QI)
	1 (0=)
	0=0/2 carie
	Tam' 7 atai Aall da A and da' D
	Fom: Inputs; Call, cancell, Outputs: D
	Truth Table: Encodestates - QO = 0, QI = I Inputs
	a Call cancel ( ) (next_state)
	0 0 0 0
	00 0 0 0
architectural a	0 1 0 1 1
	6 1 1 1
	0 0 1 1
	61 1 0 1 0 0
	0 1
1:	K-Map
11)	Q Call Course
	0 0 0 0 1 10
	TOOLO
111	Minimized Next_sitate equation
	Trext_state = call + Q * corcel')

# iv) Completed design file (.v) for dataflow modelling




v) State graph for rising-edge detector

0 . 0	
Part 2	V) FSIU inputs: xrest outputsiy  xreset' xreset'  rest'
	Janital xreset xreset
	(x' (acc) (ON - )OFFE)
	(reset 4=0) x = (Y=1)
	reset (=)
	1050
	Locat
	XI, rester
	Encode states: OFFZ=00, ON=01, OffZ=10
	100ms = 10 Hz
	2 )
	100 x10 Hz = 10Hz 103
	X 24 bits
	10 x = 100 ×106
	x=10000000
No. of the last of	
A STATE OF THE STA	

vi) Completed design files (.v) including the top module and clock divider

#### **Top Module:**



#### **Clock Divider:**

```
- 🛭 ×
■ Default Layout
                                                                                                                             Project Summary × tb_edge_detector.v × edge_detector.v × dkdiv.v ×

C/Users/voch1/nroiert_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_france_fra
             Settings
                   Add Sources
                                                                                                                                              Language Templates

₱ IP Catalog

                   Create Block Design
                                                                                                                                                                  //
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
                     Open Block Design

✓ SIMULATION

                                                                                                                                                23 module clkdiv(
                     Run Simulation
                                                                                                                                                                         input clk,
input reset,
output reg clk_out
);


✓ RTL ANALYSIS

             > Open Elaborated Design
                                                                                                                                                                           reg [23:0] count = 0;
             Run Synthesis
             > Open Synthesized Design
                                                                                                                                                                                         if(count == 10000000) begin
  clk_out = ~clk_out;
  count = 0;
             Run Implementation


▼ PROGRAM AND DEBUG

                                                                                                                                         Tcl Console Messages Log
                                                                                                                                                                                                                                                Reports Design Runs
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         23:0 Insert Verilog
```


#### vii) Testbench code




#### viii) Simulation waveform screenshot



# ix) Constraints file (Just the uncommented portion)



x) High-level block diagram of the system



## xi) Frequency calculations

#### <u>5 Hz</u>


 $(100 \times 10^6 \text{ Hz})/x = 5 \text{ Hz}$   $x = (100 \times 10^6 \text{ Hz}) / 5 \text{ Hz}$  x = 20000000  $2^25/20000000 = 1.7$ 25 bits

#### 5 kHz

(100 x 10<sup>6</sup> Hz)/x = 5 kHz x = (100 x 10<sup>6</sup> Hz) / 5 kHz x = 20000 2<sup>15</sup>/20000 = 1.6 15 bits


#### xii) Completed design files (.v) of all modules in the system

#### hex2seg:




#### clk div disp:


#### <u>5 Hz</u>




#### 5 kHz




#### time mux state machine:







#### time multiplexing main:



# xiii) Testbench code



#### xiv) Simulation waveform screenshot



# xv) Constraints file (Just the uncommented portion)

