

# LMH7324 Quad 700 ps High Speed Comparator with RSPECL Outputs

Check for Samples: LMH7324

### **FEATURES**

- $(V_{CCI} = V_{CCO} = +5V, V_{EE} = 0V.)$
- Propagation Delay 700 ps
- Overdrive Dispersion 20 ps
- Fast Rise and Fall Times 150 ps
- Supply Range 5V to 12V
- Input Common Mode Range Extends 200 mV Below Negative Rail
- RSPECL outputs

#### **APPLICATIONS**


- Digital Receivers
- · High Speed Signal Restoration
- Zero-crossing Detectors
- High Speed Sampling
- Window Comparators
- High Speed Signal Triggering

# **Typical Application**

### DESCRIPTION

The LMH7324 is a quad comparator with 700 ps propagation delay and low dispersion of 20 ps for a supply voltage of 5V. The input voltage range extends 200 mV below the negative supply. This enables the LMH7324 to ground sense even when operating on a single power supply. The device operates from a wide supply voltage range from 5V to 12V, which allows for a wide input voltage range. However, if a wide input voltage range is not required, operating from a single-ended 5V supply results in a significant power savings, and less heat dissipation.

The outputs of the LMH7324 are RSPECL compatible and can also be configured to create LVDS levels. The LMH7324 operates over the industrial temperature range of -40°C to 125°C. The LMH7324 is available in a 32-Pin WQFN package.



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)

ESD Tolerance (2)	
Human Body Model	2.5 kV
Machine Model	250V
Output Short Circuit Duration	See (3) (4)
Supply Voltages (V <sub>CCx</sub> –V <sub>EE</sub> )	13.2V
Voltage at Input/Output Pins	±13V
Soldering Information	
Infrared or Convection (20 sec.)	235°C
Wave Soldering (10 sec.)	260°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature (3)	+150°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Conditions indicate specifications for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.
- (2) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC)
- (3) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.
- (4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

## Operating Ratings(1)

-				
Supply Voltage (V <sub>CCx</sub> – V <sub>EE</sub> )	5V to 12V			
Temperature Range	−40°C to +125°C			
Package Thermal Resistance				
32-Pin WQFN	36°C/W			

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Conditions indicate specifications for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

#### 12V DC Electrical Characteristics

Unless otherwise specified, all limits are ensured for  $T_J = 25$ °C.  $V_{CCI} = V_{CCO} = 12$ V,  $V_{EE} = 0$ V,  $R_L = 50\Omega$  to  $V_{CCO}$ -2V,  $V_{CM} = 300$  mV. (1)

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Typ <sup>(3)</sup>	Max <sup>(2)</sup>	Units		
Input Characteristics								
I <sub>B</sub>	Input Bias Current (4)	V <sub>IN</sub> Differential = 0V	-5	-2.5		μΑ		
Ios	Input Offset Current	V <sub>IN</sub> Differential = 0V	-250	40	250	nA		
TC I <sub>OS</sub>	Input Offset Current TC (5)	V <sub>IN</sub> Differential = 0V		0.15		nA/°C		
Vos	Input Offset Voltage	V <sub>CM</sub> = 0V	-9.5		+9.5	mV		
TC V <sub>OS</sub>	Input Offset Voltage TC (5)	V <sub>CM</sub> = 0V		7		μV/°C		
V <sub>RI</sub>	Input Voltage Range	CMRR > 50 dB	V <sub>EE</sub>		V <sub>CCI</sub> -2	V		

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where T<sub>J</sub> > T<sub>A</sub>.
- (2) All limits are specified by testing or statistical analysis.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.
- (4) Positive current corresponds to current flowing into the device.
- (5) Average Temperature Coefficient is determined by dividing the change in a parameter at temperature extremes by the total temperature change.



## 12V DC Electrical Characteristics (continued)

Unless otherwise specified, all limits are ensured for  $T_J = 25^{\circ}C$ .  $V_{CCI} = V_{CCO} = 12V$ ,  $V_{EE} = 0V$ ,  $R_L = 50\Omega$  to  $V_{CCO}$ -2V,  $V_{CM} = 300$  mV. (1)

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Typ <sup>(3)</sup>	Max <sup>(2)</sup>	Units
$V_{RID}$	Input Differential Voltage Range	V <sub>EE</sub> ≤ INP or INM ≤ V <sub>CCI</sub>	≤ INP or INM ≤ V <sub>CCI</sub> -12 +12		+12	V
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le V_{CC} - 2V$		83		dB
PSRR	Power Supply Rejection Ratio	$V_{CM} = 0V, 5V \le V_{CC} \le 12V$		75		dB
A <sub>V</sub>	Active Gain			54		dB
Hyst	Hysteresis	Fixed Internal Value		20.8		mV
Output Ch	aracteristics					
V <sub>OH</sub>	Output Voltage High	V <sub>IN</sub> Differential = 25 mV	10.78	10.85	10.93	V
$V_{OL}$	Output Voltage Low	V <sub>IN</sub> Differential = 25 mV	10.43	10.50	10.58	V
V <sub>OD</sub>	Output Voltage Differential	V <sub>IN</sub> Differential = 25 mV	300	345	400	mV
Power Sup	pplies		•		•	
I <sub>VCCI</sub>	V <sub>CCI</sub> Supply Current/Channel	V <sub>IN</sub> Differential = 25 mV 5.6		8	1	
I <sub>VCCO</sub>	V <sub>CCO</sub> Supply Current/Channel	V <sub>IN</sub> Differential = 25 mV		11.6	17	mA

## 12V AC Electrical Characteristics

Unless otherwise specified, all limits are ensured for  $T_J = 25$ °C.  $V_{CCI} = V_{CCO} = 12$ V,  $V_{EE} = 0$ V,  $R_L = 50\Omega$  to  $V_{CCO}$ -2V,  $V_{CM} = 300$  mV. (1)

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Typ <sup>(3)</sup>	Max <sup>(2)</sup>	Units	
TR	Maximum Toggle Rate	Overdrive = ±50 mV, C <sub>L</sub> = 2 pF @ 50% Output Swing		3.84		Gb/s	
	Minimum Pulse Width	Overdrive = ±50 mV, C <sub>L</sub> = 2 pF @ 50% Output Swing		280		ps	
t <sub>jitter-RMS</sub>	RMS Random Jitter	Overdrive = ±100 mV, C <sub>L</sub> = 2 pF Center Frequency = 140 MHz Bandwidth = 10 Hz–20 MHz					
t <sub>PDH</sub>	Propagation Delay	Overdrive 20 mV		737			
	(see Figure 15 application note)	Overdrive 50 mV		720		ps	
	Input SR = Constant V <sub>IN</sub> Startvalue = V <sub>REF</sub> −100 mV	Overdrive 100 mV		706			
		Overdrive 1V		731			
t <sub>OD-disp</sub>	Input Overdrive Dispersion	t <sub>PDH</sub> @ Overdrive 20 mV ↔ 100 mV		31			
		$t_{PDH}$ @ Overdrive 100 mV $\leftrightarrow$ 1V		25		ps	
t <sub>SR-disp</sub>	Input Slew Rate Dispersion	0.1 V/ns to 1 V/ns Overdrive 100 mV		40		ps	
t <sub>CM-disp</sub>	Input Common Mode Dispersion	SR = 1 V/ns, Overdrive 100 mV, $0V \le V_{CM} \le V_{CCI} - 2V$		28		ps	
Δt <sub>PDLH</sub>	Q to $\overline{Q}$ Time Skew   t <sub>PDH</sub> - t <sub>PDE</sub>   (4)	Overdrive = 50 mV, C <sub>L</sub> = 2 pF 55			ps		
$\Delta t_{PDHL}$	Q to $\overline{Q}$ Time Skew   t <sub>PDL</sub> - t <sub>PDH</sub>   (4)	Overdrive = 50 mV, $C_L = 2 pF$ 40			ps		
t <sub>r</sub>	Output Rise Time (20% - 80%) <sup>(5)</sup>	Overdrive = 50 mV, C <sub>L</sub> = 2 pF 140		ps			
t <sub>f</sub>	Output Fall Time (20% - 80%) <sup>(5)</sup>	Overdrive = 50 mV, C <sub>L</sub> = 2 pF		140		ps	

<sup>(1)</sup> Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where T<sub>J</sub> > T<sub>A</sub>.

<sup>(2)</sup> All limits are specified by testing or statistical analysis.

<sup>(3)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

<sup>(4)</sup> Propagation Delay Skew,  $\Delta t_{PD}$ , is defined as the average of  $\Delta t_{PDLH}$  and  $\Delta t_{PDHL}$ .

<sup>5)</sup> The rise or fall time is the average of the Q and Q rise or fall time.



### **5V DC Electrical Characteristics**

Unless otherwise specified, all limits are ensured for  $T_J = 25$ °C.  $V_{CCI} = V_{CCO} = 5V$ ,  $V_{EE} = 0V$ ,  $R_L = 50\Omega$  to  $V_{CCO}$ -2V,  $V_{CM} = 300$  mV. (1)

Symbol	Parameter	Conditions	Min (2)	<b>Typ</b> (3)	Max (2)	Units
I <sub>B</sub>	Input Bias Current (4)	V <sub>IN</sub> Differential = 0V	-5	-2.2		μΑ
Ios	Input Offset Current	V <sub>IN</sub> Differential = 0V −250 30 +250				nA
TC I <sub>OS</sub>	Input Offset Current TC (5)	V <sub>IN</sub> Differential = 0V				
Vos	Input Offset Voltage	V <sub>CM</sub> = 0V	-9.5		+9.5	mV
TC V <sub>OS</sub>	Input Offset Voltage TC (5)	$V_{CM} = 0V$		7		μV/°C
V <sub>RI</sub>	Input Voltage Range	CMRR > 50 dB	V <sub>EE</sub>		V <sub>CCI</sub> -2	V
$V_{RID}$	Input Differential Voltage Range	V <sub>EE</sub> ≤ INP or INM ≤ V <sub>CCI</sub>	-5		+5	V
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le V_{CC} - 2V $ 80			dB	
PSRR	Power Supply Rejection Ratio	$V_{CM} = 0V$ , $5V \le V_{CC} \le 12V$		75		dB
A <sub>V</sub>	Active Gain			54		dB
Hyst	Hysteresis	Fixed Internal Value		22.5		mV
Output Ch	aracteristics					
V <sub>OH</sub>	Output Voltage High	V <sub>IN</sub> Differential = 25 mV	3.8	3.87	3.95	V
V <sub>OL</sub>	Output Voltage Low	V <sub>IN</sub> Differential = 25 mV	3.45	3.52	3.60	V
$V_{OD}$	Output Voltage Differential	V <sub>IN</sub> Differential = 25 mV 300 3		345	400	mV
Power Sup	pplies	·	·	•	•	
I <sub>VCCI</sub>	V <sub>CCI</sub> Supply Current/Channel	V <sub>IN</sub> Differential = 25 mV 5.4 7.5			7.5	mA
I <sub>VCCO</sub>	V <sub>CCO</sub> Supply Current/Channel	V <sub>IN</sub> Differential = 25 mV		11	15	mA

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where T<sub>J</sub> > T<sub>A</sub>.
- (2) All limits are specified by testing or statistical analysis.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.
- (4) Positive current corresponds to current flowing into the device.
- (5) Average Temperature Coefficient is determined by dividing the change in a parameter at temperature extremes by the total temperature change.

#### **5V AC Electrical Characteristics**

Unless otherwise specified, all limits are ensured for  $T_J = 25$ °C.  $V_{CCI} = V_{CCO} = 5V$ ,  $V_{EE} = 0V$ ,  $R_L = 50\Omega$  to  $V_{CCO}$ -2V,  $V_{CM} = 300$  mV. <sup>(1)</sup>

Symbol	Parameter	Conditions	Min (2)	<b>Typ</b> (3)	Max (2)	Units
TR	Maximum Toggle Rate	Overdrive = ±50 mV, C <sub>L</sub> = 2 pF @ 50% Output Swing		3.72		Gb/s
	Minimum Pulse Width	Overdrive = ±50 mV, C <sub>L</sub> = 2 pF @ 50% Output Swing		290		ps
t <sub>jitter-RMS</sub>	RMS Random Jitter	Overdrive = ±100 mV, C <sub>L</sub> = 2 pF Center Frequency = 140 MHz Bandwidth = 10 Hz-20 MHz		602		fs

<sup>(1)</sup> Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where T<sub>J</sub> > T<sub>A</sub>.

<sup>(2)</sup> All limits are specified by testing or statistical analysis.

<sup>(3)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.



## **5V AC Electrical Characteristics (continued)**

Unless otherwise specified, all limits are ensured for  $T_J = 25^{\circ}\text{C}$ .  $V_{CCI} = V_{CCO} = 5\text{V}$ ,  $V_{EE} = 0\text{V}$ ,  $R_L = 50\Omega$  to  $V_{CCO}$ -2V,  $V_{CM} = 300$ mV. (1)

Symbol	Parameter	Conditions	Min (2)	Typ (3)	Max (2)	Units	
t <sub>PDH</sub>	Propagation Delay	Overdrive 20 mV		740			
	(see Figure 15 application note)	Overdrive 50 mV		731			
	Input SR = Constant	Overdrive 100 mV		722		ps	
	V <sub>IN</sub> Startvalue = V <sub>REF</sub> −100 mV	Overdrive 1V		740			
t <sub>OD-disp</sub>	Input Overdrive Dispersion	T <sub>PDH</sub> @ Overdrive 20 mV ↔ 100 mV		18			
		T <sub>PDH</sub> @ Overdrive 100 mV ↔ 1V	19			ps	
t <sub>SR-disp</sub>	Input Slew Rate Dispersion	0.1 V/ns to 1 V/ns, Overdrive = 100 mV				ps	
t <sub>CM-disp</sub>	Input Common Mode Dispersion	SR = 1 V/ns, Overdrive 100 mV, $0V \le V_{CM} \le V_{CCI} - 2V$				ps	
∆t <sub>PDLH-disp</sub>	Q to $\overline{Q}$ Time Skew   tpdH - tpdH   (4)	Overdrive = 50 mV, C <sub>L</sub> = 2 pF 60			ps		
$\Delta t_{PDHL}$	Q to $\overline{Q}$ Time Skew   $t_{PDL} - t_{PD\overline{H}} \mid {}^{(4)}$	Overdrive = 50 mV, C <sub>L</sub> = 2 pF 40			ps		
t <sub>r</sub>	Output Rise Time (20% - 80%)	Overdrive = 50 mV, $C_L = 2 pF$ 145			ps		
t <sub>f</sub>	Output Fall Time (20% - 80%)	Overdrive = 50 mV, C <sub>L</sub> = 2 pF 145				ps	

 $<sup>\</sup>begin{array}{ll} \text{(4)} & \text{Propagation Delay Skew, } \Delta t_{PD}\text{, is defined as the average of } \Delta t_{PDLH} \text{ and } \Delta t_{PDHL}\text{.} \\ \text{(5)} & \text{The rise or fall time is the average of the Q and } \overline{Q} \text{ rise or fall time.} \end{array}$ 



# **Connection Diagram**





Figure 1. 32-Pin WQFN Top View


Submit Documentation Feedback





## **Typical Performance Characteristics**

At  $T_J = 25$ °C,  $V^+ = +5V$ ,  $V^- = 0V$ , unless otherwise specified.



















Figure 7.





## **Typical Performance Characteristics (continued)**


At  $T_J = 25^{\circ}\text{C}$ ,  $V^+ = +5\text{V}$ ,  $V^- = 0\text{V}$ , unless otherwise specified.











Submit Documentation Feedback



#### APPLICATION INFORMATION

#### INTRODUCTION

The LMH7324 is a high speed comparator with RS(P)ECL (Reduced Swing Positive Emitter Coupled Logic) outputs, and is compatible with LVDS (Low Voltage Differential Signaling) if  $V_{CCO}$  is set to 2.5V. The use of complementary outputs gives a high level of suppression for common mode noise. The very fast rise and fall times of the LMH7324 enable data transmission rates up to several Gigabits per second (Gbps). The LMH7324 inputs have a common mode voltage range that extends 200 mV below the negative supply voltage thus allowing ground sensing when used with a single supply. The rise and fall times of the LMH7324 are about 150 ps, while the propagation delay time is about 700 ps. The LMH7324 can operate over the supply voltage range of 5V to 12V, while using single or dual supply voltages. This is a flexible way to interface between several high speed logic families. Several configurations are described in the section INTERFACE BETWEEN LOGIC FAMILIES. The outputs are referenced to the positive  $V_{CCO}$  supply rail. The supply current is 17 mA at 5V (per comparator, load current excluded.) The LMH7324 is offered in a 32-Pin WQFN package. This small package is ideal where space is an important issue.

#### **INPUT & OUTPUT TOPOLOGY**

All input and output pins are protected against excessive voltages by ESD diodes. These diodes are conducting from the negative supply to the positive supply. As can be seen in Figure 13, both inputs are connected to these diodes. Protection against excessive supply voltages is provided by two power clamps per comparator: one between the  $V_{CCI}$  and the  $V_{EE}$  and one between the  $V_{CCI}$  and the  $V_{EE}$ .




Figure 13. Equivalent Input Circuitry

The output stage of the LMH7324 is built using two emitter followers, which are referenced to the  $V_{CCO}$ . (See Figure 14.) Each of the output transistors is active when a current is flowing through any external output resistor connected to a lower supply rail. Activating the outputs is done by connecting the emitters to a termination voltage which lies 2V below the  $V_{CCO}$ . In this case a termination resistor of  $50\Omega$  can be used and a transmission line of  $50\Omega$  can be driven. Another method is to connect the emitters through a resistor to the most negative supply by calculating the right value for the emitter current in accordance with the datasheet tables. Both methods are useful, but they each have good and bad aspects.






Figure 14. Equivalent Output Circuitry

The output voltages for '1' and '0' have a difference of approximately 400 mV and are respectively 1.1V (for the '1') and 1.5V (for the '0') below the  $V_{\rm CCO}$ . This swing of 400 mV is enough to drive any LVDS input but can also be used to drive any ECL or PECL input, when the right supply voltage is chosen, especially the right level for the  $V_{\rm CCO}$ .

## **DEFINITIONS**

This table provides a short description of the parameters used in the datasheet and in the timing diagram of Figure 15.

Symbol	Text	Description		
I <sub>B</sub>	Input Bias Current	Current flowing in or out of the input pins, when both are biased at the $V_{\text{CM}}$ voltage as specified in the tables.		
I <sub>OS</sub>	Input Offset Current	Difference between the input bias current of the inverting and non-inverting inputs.		
TC I <sub>OS</sub>	Average Input Offset Current Drift	Temperature coefficient of I <sub>OS</sub> .		
V <sub>OS</sub>	Input Offset Voltage	Voltage difference needed between IN+ and IN- to make the outputs change state, averaged for H to L and L to H transitions.		
TC V <sub>OS</sub>	Average Input Offset Voltage Drift	Temperature coefficient of V <sub>OS</sub> .		
$V_{RI}$	Input Voltage Range	Voltage which can be applied to the input pin maintaining normal operation.		
V <sub>RID</sub>	Input Differential Voltage Range	Differential voltage between positive and negative input at which the input clamp is not working. The difference can be as high as the supply voltage but excessive input currents are flowing through the clamp diodes and protection resistors.		
CMRR	Common Mode Rejection Ratio	Ratio of input offset voltage change and input common mode voltage change.		
PSRR	Power Supply Rejection Ratio	Ratio of input offset voltage change and supply voltage change from $V_{S-MIN}$ to $V_{S-MIN}$		
A <sub>V</sub>	Active Gain	Overall gain of the circuit.		
Hyst	Hysteresis	Difference between the switching point '0' to '1' and vice versa.		
V <sub>OH</sub>	Output Voltage High	High state single ended output voltage (Q or Q). (See Figure 29)		
V <sub>OL</sub>	Output Voltage Low	Low state single ended output voltage (Q or Q). (See Figure 29)		
V <sub>OD</sub>	Average of V <sub>ODH</sub> and V <sub>ODL</sub>	$(V_{ODH} + V_{ODL})/2$		
I <sub>VCCI</sub>	Supply Current Input Stage	Supply current into the input stage.		
I <sub>VCCO</sub>	Supply Current Output Stage	Supply current into the output stage while current through the load resistors is excluded.		
I <sub>VEE</sub>	Supply Current V <sub>EE</sub> Pin	Current flowing out of the negative supply pin.		
TR	Maximum Toggle Rate	Maximum frequency at which the outputs can toggle at 50% of the nominal $V_{OH}$ and $V_{OL}$ .		
PW	Pulse Width	Time from 50% of the rising edge of a signal to 50% of the falling edge.		

### www.ti.com

Symbol	Text	Description
t <sub>PDH</sub> resp t <sub>PDL</sub>	Propagation Delay	Delay time between the moment the input signal crosses the switching level L to H and the moment the output signal crosses 50% of the rising edge of Q output ( $t_{PDH}$ ), or delay time between the moment the input signal crosses the switching level H to L and the moment the output signal crosses 50% of the falling edge of Q output ( $t_{PDL}$ ).
t <sub>PDE</sub> resp t <sub>PDH</sub>		Delay time between the moment the input signal crosses the switching level L to H and the moment the output signal crosses 50% of the falling edge of $\overline{Q}$ output ( $t_{PD\overline{L}}$ ), or delay time between the moment the input signal crosses the switching level H to L and the moment the output signal crosses 50% of the rising edge of $\overline{Q}$ output ( $t_{PD\overline{H}}$ ).
t <sub>PDLH</sub>		Average of $t_{PDH}$ and $t_{PD\overline{L}}$
t <sub>PDHL</sub>		Average of t <sub>PDL</sub> and t <sub>PDH</sub>
t <sub>PD</sub>		Average of t <sub>PDLH</sub> and t <sub>PDHL</sub>
t <sub>PDHd</sub> resp t <sub>PDLd</sub>		Delay time between the moment the input signal crosses the switching level L to H and the zero crossing of the rising edge of the differential output signal ( $t_{PDHd}$ ), or delay time between the moment the input signal crosses the switching level H to L and the zero crossing of the falling edge of the differential output signal ( $t_{PDLd}$ ).
t <sub>OD-disp</sub>	Input Overdrive Dispersion	Change in t <sub>PD</sub> for different overdrive voltages at the input pins.
t <sub>SR-disp</sub>	Input Slew Rate Dispersion	Change in t <sub>PD</sub> for different slew rates at the input pins.
t <sub>CM-disp</sub>	Input Common Mode Dispersion	Change in t <sub>PD</sub> for different common mode voltages at the input pins.
Δt <sub>PDLH</sub> resp Δt <sub>PDHL</sub>	Q to Q Time Skew	Time skew between 50% levels of the rising edge of Q output and the falling edge of $\overline{Q}$ output ( $\Delta t_{PDLH}$ ), or time skew between 50% levels of falling edge of Q output and rising edge of $\overline{Q}$ output ( $\Delta t_{PDHL}$ ).
$\Delta t_{PD}$	Average Q to $\overline{\mathbb{Q}}$ Time Skew	Average of t <sub>PDLH</sub> and t <sub>PDHL</sub> for L to H and H to L transients.
$\Delta t_{PDd}$	Average Diff. Time Skew	Average of t <sub>PDHd</sub> and t <sub>PDLd</sub> for L to H and H to L transients.
t <sub>r</sub> /t <sub>rd</sub>	Output Rise Time (20% - 80%)	Time needed for the (single ended or differential) output voltage to change from 20% of its nominal value to 80%.
t <sub>f</sub> /t <sub>fd</sub>	Output Fall Time (20% - 80%)	Time needed for the (single ended or differential) output voltage to change from 80% of its nominal value to 20%.




Figure 15. Timing Definitions



## **PIN DESCRIPTIONS**

	1	T	FIN D	ESCRIPTIONS
Pin	Name	Description	Part	Comment
1.	V <sub>CCO</sub>	Positive Supply Output Stage	Α	This supply pin is independent of the supply for the input stage. This allows output levels of different logic families.
2.	Q	Inverted Output	Α	Output levels are determined by the choice of V <sub>CCOA</sub> .
3.	Q	Output	Α	Output levels are determined by the choice of V <sub>CCOA</sub> .
4.	V <sub>EE</sub>	Negative Supply	А	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (See Figure 16)
5.	V <sub>EE</sub>	Negative Supply	В	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (See Figure 16)
6.	Q	Output	В	Output levels are determined by the choice of V <sub>CCOB</sub> .
7.	Q	Inverted Output	В	Output levels are determined by the choice of V <sub>CCOB</sub> .
8.	V <sub>CCO</sub>	Positive Supply Output Stage	В	This supply pin is independent of the supply for the input stage. This allows output levels of different logic families.
9.	V <sub>CCI</sub>	Positive Supply for Input Stage	В	This supply pin is independent of the supply for the output stage. $V_{\text{CCI}}$ and $V_{\text{CCO}}$ share the same ground pin $V_{\text{EE}}$ .
10.	IN-	Negative Input	В	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}.$
11.	IN+	Positive Input	В	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}.$
12.	V <sub>EE</sub>	Negative Supply	В	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (See Figure 16)
13.	V <sub>EE</sub>	Negative Supply	С	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (See Figure 16)
14.	IN+	Positive Input	С	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}.$
15.	IN-	Negative Input	С	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}.$
16.	V <sub>CCI</sub>	Positive Supply for Input Stage	С	This supply pin is independent of the supply for the output stage. $V_{\text{CCI}}$ and $V_{\text{CCO}}$ share the same ground pin $V_{\text{EE}}.$
17.	V <sub>CCO</sub>	Positive Supply Output Stage	С	This supply pin is independent of the supply for the input stage. This allows output levels of different logic families.
18.	Q	Inverted Output	С	Output levels are determined by the choice of V <sub>CCOC</sub> .
19.	Q	Output	С	Output levels are determined by the choice of V <sub>CCOC</sub> .
20.	V <sub>EE</sub>	Negative Supply	С	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (See Figure 16)
21.	V <sub>EE</sub>	Negative Supply	D	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (See Figure 16)
22.	Q	Output	D	Output levels are determined by the choice of V <sub>CCOD</sub> .
23.	Q	Inverted Output	D	Output levels are determined by the choice of V <sub>CCOD</sub> .
24.	V <sub>CCO</sub>	Positive Supply Output Stage	D	This supply pin is independent of the supply for the input stage. This allows output levels of different logic families.
25.	V <sub>CCI</sub>	Positive Supply for Input Stage	D	This supply pin is independent of the supply for the output stage. $V_{\text{CCI}}$ and $V_{\text{CCO}}$ share the same ground pin $V_{\text{EE}}$ .
26.	IN-	Negative Input	D	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}.$
27.	IN+	Positive Input	D	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}$ .
28.	V <sub>EE</sub>	Negative Supply	D	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (See Figure 16)
29.	V <sub>EE</sub>	Negative Supply	А	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (See Figure 16)
30.	IN+	Positive Input	А	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}.$
31.	IN-	Negative Input	А	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}.$

Product Folder Links: LMH7324

Submit Documentation Feedback



#### PIN DESCRIPTIONS (continued)

Pin	Name	Description	Part	Comment
32.	V <sub>CCI</sub>	Positive Supply for Input Stage	Α	This supply pin is independent of the supply for the output stage. $V_{\text{CCI}}$ and $V_{\text{CCO}}$ share the same ground pin $V_{\text{EE}}$ .
33.	DAP	Central Pad at the Bottom of the Package	All	The purpose of this pad is to transfer heat outside the part.

#### **TIPS & TRICKS USING THE LMH7324**

This section discusses several aspects concerning special applications using the LMH7324. Topics include the connection of the DAP in conjunction to the  $V_{EE}$  pins and the use of this part as an interface between several logic families. Other sections discuss several widely used definitions and terms for comparators. The final sections explain some aspects of transmission lines and the choice for the most suitable components handling very fast pulses.

## THE DAP AND THE $V_{\text{EE}}$ PINS

To protect the device against damage during handling and production, two antiparallel connected diodes are placed between the  $V_{EE}$  pins. Under normal operating conditions (all  $V_{EE}$  pins have the same voltage level) these diodes are not functioning, as can be seen in Figure 16.

The DAP (Die Attach Paddle) functions as a heat sink which means that heat can be transferred, using vias below this pad, to any appropriate copper plane. The DAP is isolated from all other electrical connections and therefore it is possible to connect this pad to any voltage within the allowed voltage range of the part. Using a DAP connection it is common practice to connect such a pad to the lowest supply voltage. However in high frequency designs it can be useful to connect this pad to another supply such as e.g. the ground plane, while the  $V_{\text{EE}}$  is for example -5 Volt.




Figure 16. DAP and V<sub>EE</sub> Configuration

#### INTERFACE BETWEEN LOGIC FAMILIES

The LMH7324 can be used to interface between different logic families. The feature that facilitates this is the fact that the input stage and the output stage use different positive power supply pins which can be used at different voltages. The only restriction is that both input  $(V_{CCI})$  and output  $(V_{CCO})$  supplies require a minimum of 5V difference relative to  $V_{EE}$ . The negative supply pins are connected together for all four parts. Using the power pins at different supply voltages enables level-translation between two logic families. For example, it is possible to translate from logic at negative voltage levels , such as ECL, to logic at positive levels, such as RSPECL and LVDS and vice versa.

## Interface from ECL to RSPECL

The supply pin  $V_{CCI}$  can be connected to ground because the input levels are negative and  $V_{EE}$  is at -5.2V. With this setup the minimum requirements for the supply voltage of 5V are obtained. The  $V_{CCO}$  pin must operate at +5V to create the RSPECL levels. (See Figure 17.)






Figure 17. ECL TO RSPECL

### Interface from PECL to (RS) ECL

This setup needs the  $V_{CCI}$  pin at +5V because the input logic levels are positive. To obtain the ECL levels at the output it is necessary to connect the  $V_{CCO}$  to the ground while the  $V_{EE}$  has to be connected to the -5.2V. The reason for this is that the minimum requirement for the supply is 5V. The high level of the output of the LMH7324 is normally 1.1V below the  $V_{CCO}$  supply voltage, and the low level is 1.5V below this supply. The output levels are now -1100 mV for the logic '1' and -1500 mV for the logic '0'. (See Figure 18.)




Figure 18. PECL TO RSECL

#### Interface from Analog to LVDS

As seen in Figure 19, the LMH7324 can be configured to create LVDS levels. This is done by connecting the  $V_{CCO}$  to 2.5V. As discussed before, the output levels are now at  $V_{CCO}$  –1.1V for the logic '1' and at  $V_{CCO}$  -1.5V for the logic '0'. These levels of 1000 mV and 1400 mV comply with the LVDS levels. As can be seen in this setup, an AC coupled signal via a transmission line is used. This signal is terminated with 50 $\Omega$  to the ground. The input stage has its supply from +5V to –5V, which means that the input common mode level is midway between the input stage supply voltages.






Figure 19. ANALOG TO LVDS

#### STANDARD COMPARATOR SETUP

Figure 20 shows a standard comparator setup which creates RSPECL levels because the  $V_{CCO}$  supply voltage is +5V. In this setup the  $V_{EE}$  pin is connected to the ground level. The  $V_{CCI}$  pin is connected to the  $V_{CCO}$  pin because there is no need to use different positive supply voltages. The input signal is AC coupled to the positive input. To maintain reliable results, even for signals with larger amplitudes, the input pins IN+ and IN- are biased at 1.4V through a resistive divider using a resistor of 1 k $\Omega$  to ground and a resistor of 2.5 k $\Omega$  to the  $V_{CC}$  and by adding two decoupling capacitors. Both inputs are connected to the bias level by the use of a 10 k $\Omega$  resistor. With this input configuration the input stage can work in a linear area with signals of approximately 3  $V_{PP}$ . (See input level restrictions in the data tables.)




Figure 20. Standard Setup

#### **DELAY AND DISPERSION**

Comparators are widely used to connect the analog world to the digital one. The accuracy of a comparator is dictated by its DC properties, such as offset voltage and hysteresis, and by its timing aspects, such as rise and fall times and delay. For low frequency applications most comparators are much faster than the analog input signals they handle. The timing aspects are less important here than the accuracy of the input switching levels. The higher the frequencies, the more important the timing properties of the comparator become, because the



response of the comparator can make a noticeable change in critical parameters such as time frame or duty cycle. A designer has to know these effects and has to deal with them. In order to predict what the output signal will do, several parameters are defined which describe the behavior of the comparator. For a good understanding of the timing parameters discussed in the following section, a brief explanation is given and several timing diagrams are shown for clarification.

#### PROPAGATION DELAY

The propagation delay parameter is described in the definition section. Two delay parameters can be distinguished,  $t_{PDH}$  and  $t_{PDL}$  as shown in Figure 21. Both parameters do not necessarily have the same value. It is possible that differences will occur due to a different response of the internal circuitry. As a derivative of this effect another parameter is defined:  $\Delta t_{PD}$ . This parameter is defined as the absolute value of the difference between  $t_{PDH}$  and  $t_{PDI}$ .




Figure 21. Propagation Delay

If  $\Delta t_{PD}$  is not zero, duty cycle distortion will occur. For example when applying a symmetrical waveform (e.g. a sinewave) at the input, it is expected that the comparator will produce a symmetrical square wave at the output with a duty cycle of 50%. When  $t_{PDH}$  and  $t_{PDL}$  are different, the duty cycle of the output signal will not remain at 50%, but will be increased or decreased. In addition to the propagation delay parameters for single ended outputs discussed before, there are other parameters in the case of complementary outputs. These parameters describe the delay from input to each of the outputs and the difference between both delay times. (See Figure 22.) When the differential input signal crosses the reference level from L to H, both outputs will switch to their new state with some delay. This is defined as  $t_{PDH}$  for the Q output and  $t_{PD\overline{L}}$  for the  $\overline{Q}$  output, while the difference between both signals is defined as  $\Delta t_{PDLH}$ . Similar definitions for the falling slope of the input signal can be seen in Figure 15.




Figure 22. t<sub>PD</sub> with Complementary Outputs

Submit Documentation Feedback

Copyright © 2007–2013, Texas Instruments Incorporated



Both output circuits should be symmetrical. At the moment one output is switching 'on' the other is switching 'off' with ideally no skew between both outputs. The design of the LMH7324 is optimized so that this timing difference is minimized. The propagation delay,  $t_{PD}$ , is defined as the average delay of both outputs at both slopes: ( $t_{PDLH} + t_{PDHL}$ )/2. Both overdrive and starting point should be equally divided around the  $V_{REF}$  (absolute values).

#### **DISPERSION**

There are several circumstances that will produce a variation of the propagation delay time. This effect is called dispersion.

#### **Amplitude Overdrive Dispersion**

One of the parameters that causes dispersion is the amplitude variation of the input signal. Figure 23 shows the dispersion due to a variation of the input overdrive voltage. The overdrive is defined as the 'go to' differential voltage applied to the inputs. Figure 23 shows the impact it has on the propagation delay time if the overdrive is varied from 10 mV to 100 mV. This parameter is measured with a constant slew rate of the input signal.




Figure 23. Overdrive Dispersion

The overdrive dispersion is caused by the switching currents in the input stage which are dependent on the level of the differential input signal.



#### Slew Rate Dispersion

The slew rate is another parameter that affects propagation delay. The higher the input slew rate, the faster the input stage switches. (See Figure 24.)




Figure 24. Slew Rate Dispersion

A combination of overdrive and slew rate dispersion occurs when applying signals with different amplitudes at constant frequency. A small amplitude will produce a small voltage change per time unit (dV/dt) but also a small maximum switching current (overdrive) in the input transistors. High amplitudes produce a high dV/dt and a bigger overdrive.

## **Common Mode Dispersion**

Dispersion will also occur when changing the common mode level of the input signal. (See Figure 25.) When  $V_{REF}$  is swept through the CMVR (Common Mode Voltage Range), it results in a variation of the propagation delay time. This variation is called Common Mode Dispersion.




Figure 25. Common Mode Dispersion

All of the dispersion effects described previously influence the propagation delay. In practice the dispersion is often caused by a combination of more than one varied parameter.



#### **HYSTERESIS & OSCILLATIONS**

In contrast to an op amp, the output of a comparator has only two defined states '0' or '1.' Due to finite comparator gain however, there will be a small band of input differential voltage where the output is in an undefined state. An input signal with fast slopes will pass this band very quickly without problems. During slow slopes however, passing the band of uncertainty can take a relatively long time. This enables the comparators output to switch back and forth several times between '0' and '1' on a single slope. The comparator will switch on its input noise, ground bounce (possible oscillations), ringing etc. Noise in the input signal will also contribute to these undesired switching actions.

The next sections explain these phenomena in situations where no hysteresis is applied, and discuss the possible improvement hysteresis can give.

#### **Using No Hysteresis**

Figure 26 shows what happens when the input signal rises from just under the threshold V<sub>REF</sub> to a level just above it. From the moment the input reaches the lowest dotted line around V<sub>REF</sub> at t = 0, the output toggles on noise etc. Toggling ends when the input signal leaves the undefined area at t = 1. In this example the output was fast enough to toggle three times. Due to this behavior digital circuitry connected to the output will count a wrong number of pulses. One way to prevent this is to choose a very slow comparator with an output that is not able to switch more than once between '0' and '1' during the time the input state is undefined.




Figure 26. Oscillations on Output Signal

In most circumstances this is not an option because the slew rate of the input signal will vary.

### **Using Hysteresis**

A good way to avoid oscillations and noise during slow slopes is the use of hysteresis. With hysteresis the switching level is forced to a new level at the moment the input signal crosses this level. This can be seen in Figure 27.




Figure 27. Hysteresis

Copyright © 2007-2013, Texas Instruments Incorporated Product Folder Links: LMH7324



In this picture there are two dotted lines A and B, both indicating the resulting level at which the comparator output will switch over. Assume that for this situation the input signal is connected to the negative input and the switching level (V<sub>REF</sub>) to the positive input. The LMH7324 has a built-in hysteresis voltage that is fixed at approximately 20 mV<sub>pp</sub>. The input level of Figure 27 starts much lower than the reference level and this means that the state of the input stage is well defined with the inverting input much lower than the non-inverting input. As a result the output will be in the high state. Internally the switching level is at A, with the input signal sloping up, this situation remains until  $V_{IN}$  crosses level A at t = 1. Now the output toggles, and the internal switching level is lowered to level B. So before the output has the possibility to toggle again, the difference between the inputs is made sufficient to have a stable situation again. When the input signal comes down from high to low, the situation is stable until level B is reached at t = 0. At this moment the output will toggle back, and the circuit is back in the starting situation with the inverting input at a much lower level than the non-inverting input. In the situation without hysteresis, the output will toggle exactly at V<sub>REF</sub>. With hysteresis this happens at the internally introduced levels A and B, as can be seen in Figure 27. If the levels A and B change, due to a change in the built-in hysteresis voltage depending of e.g. temperature variations, then the timing of t = 0 and t = 1 will also vary. The variation of the hysteresis voltage over temperature is very low and ranges from 22 mV to 23 mV at 5V Supply over a temperature variation of -25 °C to 125 °C (see Figure 28). When designing a circuit be aware of this effect. Introducing hysteresis will cause some time shift between output and input (e.g. duty cycle variations), but will eliminate undesired switching of the output.




Figure 28. Hysteresis Voltage over Temperature

#### THE OUTPUT

## **Output Swing Properties**

The LMH7324 has differential outputs, which means that both outputs have the same swing but in opposite directions. (See Figure 29.) Both outputs swing around the common mode output voltage  $(V_O)$ . This voltage can be measured at the midpoint between two equal resistors connected to each output. The absolute value of the difference between both voltages is called  $V_{OD}$ . The outputs cannot be held at the  $V_O$  level because of their digital nature. They only cross this level during a transition. Due to the symmetrical structure of the circuit, both output voltages cross at  $V_O$  regardless of whether the output changes from '0' to '1' or vise versa.




Figure 29. Output Swing



#### Loading the Output

Both outputs are activated when current is flowing through a resistor that is externally connected to  $V_T$ . The termination voltage should be set 2V below the  $V_{CCO}$ . This makes it possible to terminate each of the outputs directly with  $50\Omega$ , and if needed to connect through a transmission line with the same impedance. (See Figure 30.) Due to the low ohmic nature of the output emitter followers and the  $50\Omega$  load resistor, a capacitive load of several pF does not dramatically affect the speed and shape of the signal. When transmitting the signal from one output to any input the termination resistor should match the transmission line. The capacitive load ( $C_P$ ) will distort the received signal. When measuring this input with a probe, a certain amount of capacitance from the probe is parallel to the termination resistor. The total capacitance can be as large as 10 pF. In this case there is a pole at:

 $f = 1/(2*\pi*C*R)$ 

 $f = 1e9/\pi$ 

f = 318 MHz

For this frequency the current  $I_P$  has the same value as the current through the termination resistor. This means that the voltage drops at the input and the rise and fall times are dramatically different from the specified numbers for this part.

Another parasitic capacity that can affect the output signal is the capacity directly between both outputs, called  $C_{PAR}$ . (See Figure 30.) The LMH7324 has two complementary outputs so there is the possibility that the output signal will be transported by a symmetrical transmission line. In this case both output tracks form a coupled line with their own parasitics and both receiver inputs are connected to the transmission line. Actually the line termination looks like  $100\Omega$  and the input capacities, which are in series, are parallel to the  $100\Omega$  termination. The best way to measure the input signal is to use a differential probe directly across both inputs. Such a probe is very suitable for measuring these fast signals because it has good high frequency characteristics and low parasitic capacitance.




Figure 30. Parasitic Capacities

#### TRANSMISSION LINES & TERMINATION TECHNOLOGIES

The LMH7324 uses complementary RSPECL outputs and emitter followers, which means high output current capability and low sensitivity to parasitic capacitance. The use of Reduced Swing Positive Emitter Coupled Logic gives advantages concerning speed and supply. Data rates are growing, which requires increasing speed. Data is not only connected to other IC's on a single PCB board but, in many cases, there are interconnections from board to board or from equipment to equipment. Distances can be short or long but it is always necessary to have a reliable connection, which consumes low power and is able to handle high data rates. The complementary outputs of the LMH7324 make it possible to use symmetrical transmission lines. The advantage over single ended signal transmission is that the LMH7324 has higher immunity to common mode noise. Common mode signals are signals that are equally apparent on both lines and because the receiver only looks at the difference between both lines, this noise is canceled.



#### **Maximum Bit Rates**

The maximum toggle rate is defined at an amplitude of 50% of the nominal output signal. This toggle rate is a number for the maximum transfer rate of the part and can be given in Hz or in Bps. When transmitting signals in a NRZ (**N**on **R**eturn to **Z**ero) format the bitrate is double this frequency number, because during one period two bits can be transmitted. (See Figure 31.) The rise and fall times are very important specifications in high speed circuits. In fact these times determine the maximum toggle rate of the part. Rise and fall times are normally specified at 20% and 80% of the signal amplitude (60% difference). Assuming that the edges at 50% amplitude are coming up and down like a sawtooth it is possible to calculate the maximum toggle rate but this number is too optimistic. In practice the edges are not linear while the pulse shape is more or less a sinewave.




Figure 31. Bit Rates

#### **Need for Terminated Transmission Lines**

During the 1980's and 90's, TI fabricated the 100K ECL logic family. The rise and fall time specifications were 0.75 ns, which were considered very fast. If sufficient care has not been given in designing the transmission lines and choosing the correct terminations, then errors in digital circuits are introduced. To be helpful to designers that use ECL with "old" PCB-techniques, the 10K ECL family was introduced with rise and fall time specifications of 2 ns. This is much slower and easier to use. The RSPECL output signals of the LMH7324 have transition times that extend the fastest ECL family. A careful PCB design is needed using RF techniques for transmission and termination.

Transmission lines can be formed in several ways. The most commonly used types are the coaxial cable and the twisted pair telephony cable. (See Figure 32.)




Figure 32. Cable Types

These cables have a characteristic impedance determined by their geometric parameters. Widely used impedances for the coaxial cable are  $50\Omega$  and  $75\Omega$ . Twisted pair cables have impedances of about  $120\Omega$  to  $150\Omega$ .

Other types of transmission lines are the strip line and the microstrip line. These last types are used on PCB boards. They have the characteristic impedance dictated by the physical dimensions of a track placed over a metal ground plane. (See Figure 33.)






Figure 33. PCB Lines

### **Differential Microstrip Line**

The transmission line which is ideally suited for complementary signals is the differential microstrip line. This is a double microstrip line with a narrow space in between. This means both lines have strong coupling and this determines the characteristic impedance. The fact that they are routed above a copper plane does not affect differential impedance, only CM-capacitance is added. Each of the structures above has its own geometric parameters, so for each structure there is a different formula to calculate the right impedance. For calculations on these transmission lines visit the TI website or order RAPIDESIGNER. At the end of the transmission line there must be a termination having the same impedance as that of the transmission line itself. It does not matter what impedance the line has, if the load has the same value no reflections will occur. When designing a PCB board with transmission lines on it, space becomes an important item especially on high density boards. With a single microstrip line, line width is fixed for a given impedance and for a specific board material. Other line widths will result in different impedances.

#### **Advantages of Differential Microstrip Lines**

Impedances of transmission lines are always dictated by their geometric parameters. This is also true for differential microstrip lines. Using this type of transmission line, the distance of the track determines the resulting impedance. So, if the PCB manufacturer can produce reliable boards with low track spacing the track width for a given impedance is also small. The wider the spacing, the wider tracks are needed for a specific impedance. For example two tracks of 0.2 mm width and 0.1 mm spacing have the same impedance as two tracks of 0.8 mm width and 0.4 mm spacing. With high-end PCB processes, it is possible to design very narrow differential microstrip transmission lines. It is desirable to use these to create optimal connections to the receiving part or the terminating resistor, in accordance to their physical dimensions. Seen from the comparator, the termination resistor must be connected at the far end of the line. Open connections after the termination resistor (e.g. to the input of a receiver) must be as short as possible. The allowed length of such connections varies with the received transients. The faster the transients, the shorter the open lines must be to prevent signal degradation.



#### PCB LAYOUT CONSIDERATIONS AND COMPONENT VALUE SELECTION

High frequency designs require that both active and passive components be selected from those that are specially designed for this purpose. The LMH7324 is fabricated in a 32-pin WQFN package intended for surface mount design. For reliable high speed design it is highly recommended to use small surface mount passive components because these packages have low parasitic capacitance and low inductance simply because they have no leads to connect them to the PCB. It is possible to amplify signals at frequencies of several hundreds of MHz using standard through-hole resistors. Surface mount devices however, are better suited for this purpose. Another important issue is the PCB itself, which is no longer a simple carrier for all the parts and a medium to interconnect them. The PCB becomes a real component itself and consequently contributes its own high frequency properties to the overall performance of the circuit. Good practice dictates that a high frequency design have at least one ground plane, providing a low impedance path for all decoupling capacitors and other ground connections. Care should be given especially that on-board transmission lines have the same impedance as the cables to which they are connected. Most single ended applications have  $50\Omega$  impedance (75 $\Omega$  for video and cable TV applications). Such low impedance, single ended microstrip transmission lines usually require much wider traces (2 to 3 mm) on a standard double sided PCB board than needed for a 'normal' trace. Another important issue is that inputs and outputs should not 'see' each other. This occurs if input and output tracks are routed in parallel over the PCB with only a small amount of physical separation, particularly when the difference in signal level is high. Furthermore components should be placed as flat and low as possible on the surface of the PCB. For higher frequencies a long lead can act as a coil, a capacitor or an antenna. A pair of leads can even form a transformer. Careful design of the PCB minimizes oscillations, ringing and other unwanted behavior. For ultra high frequency designs only surface mount components will give acceptable results. (For more information see OA-15, literature number SNOA367).

TI suggests the following evaluation board as a guide for high frequency layout and as an aid in device testing:

Device	Package	Evaluation Board Ordering ID		
LMH7324	RTV0032A	LMH7324EVAL		

This evaluation board can be shipped when a device sample request is placed with Texas Instruments.



## **REVISION HISTORY**

Cł	Changes from Revision F (March 2013) to Revision G							
•	Changed layout of National Data Sheet to TI format	. 24						



## PACKAGE OPTION ADDENDUM

14-Sep-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	U	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMH7324SQ/NOPB	ACTIVE	WQFN	RTV	32	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	L7324SQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 15-Sep-2018

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH7324SQ/NOPB	WQFN	RTV	32	1000	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1

www.ti.com 15-Sep-2018




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LMH7324SQ/NOPB	WQFN	RTV	32	1000	210.0	185.0	35.0	



PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated