

# DesignWare Cores Hi-Speed USB On-The-Go Controller Subsystem Linux Driver Software

**Release Notes** 

4334-0 DWC USB 2.0 HSOTG Linux Driver

# **Copyright Notice and Proprietary Information**

Copyright © 2009 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### Registered Trademarks (®)

Synopsys, AMPS, Cadabra, CATS, CRITIC, CSim, Design Compiler, DesignPower, DesignWare, EPIC, Formality, HSIM, HSPICE, iN-Phase, in-Sync, Leda, MAST, ModelTools, NanoSim, OpenVera, PathMill, Photolynx, Physical Compiler, PrimeTime, SiVL, SNUG, SolvNet, System Compiler, TetraMAX, VCS, and Vera are registered trademarks of Synopsys, Inc.

#### Trademarks (™)

Active Parasitics, AFGen, Apollo, Astro, Astro-Rail, Astro-Xtalk, Aurora, AvanTestchip, AvanWaves, BOA, BRT, ChipPlanner, Circuit Analysis, Columbia, Columbia-CE, Comet 3D, Cosmos, CosmosEnterprise, CosmosLE, CosmosScope, CosmosSE, Cyclelink, DC Expert, DC Professional, DC Ultra, Design Advisor, Design Analyzer, Design Vision, DesignerHDL, DesignTime, Direct RTL, Direct Silicon Access, Discovery, Dynamic-Macromodeling, Dynamic Model Switcher, EDAnavigator, Encore, Encore PQ, Evaccess, ExpressModel, Formal Model Checker, FoundryModel, Frame Compiler, Galaxy, Gatran, HANEX, HDL Advisor, HDL Compiler, Hercules, Hercules-II, Hierarchical Optimization Technology, High Performance Option, HotPlace, HSIM<sup>plus</sup>, HSPICE-Link, iN-Tandem, Integrator, Interactive Waveform Viewer, i-Virtual Stepper, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, JVXtreme, Liberty, Libra-Passport, Library Compiler, Libra-Visa, Magellan, Mars, Mars-Rail, Mars-Xtalk, Medici, Metacapture, Milkyway, ModelSource, Module Compiler, Nova-ExploreRTL, Nova-Trans, Nova-VeriLint, Orion\_ec, Parasitic View, Passport, Planet, Planet-PL, Planet-RTL, Polaris, Power Compiler, PowerCODE, PowerGate, ProFPGA, ProGen, Prospector, Raphael, Raphael-NES, Saturn, ScanBand, Schematic Compiler, Scirocco, Scirocco-i, Shadow Debugger, Silicon Blueprint, Silicon Early Access, SinglePass-SoC, Smart Extraction, SmartLicense, Softwire, Source-Level Design, Star-RCXT, Star-SimXT, Taurus, TimeSlice, TimeTracker, Timing Annotator, TopoPlace, TopoRoute, Trace-On-Demand, True-Hspice, TSUPREM-4, TymeWare, VCS Express, VCSi, Verification Portal, VFormal, VHDL Compiler, VHDL System Simulator, VirSim, and VMC are trademarks of Synopsys, Inc.

#### Service Marks (SM)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license.

ARM and AMBA are registered trademarks of ARM Limited.

Saber is a registered trademark of SabreMark Limited Partnership and is used under license.

PCI Express is a trademark of PCI-SIG.

All other product or company names may be trademarks of their respective owners.

Synopsys, Inc. 700 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com

# **Release Notes**

These release notes describe changes for Version 2.90a of the DesignWare Cores HS OTG Linux Driver Software.

### 1 Enhancements with this Release

This release includes:

- Support for Descriptor DMA in host mode
- Support for non-DWORD aligned buffers in Buffer DMA mode
- ❖ Defect fixes related to isochronous SPLIT IN transfers

#### 2 STARs on the Web

You can view a complete list of problem reports for this product, including problems identified after product release, by accessing the STAR report on the Web. You must have a SolvNet ID in order to view STAR reports.

You can access STAR reports for any DesignWare verification model or synthesizable component through the IP Directory:

https://www.synopsys.com/dw/star.php?c=dwc\_usb\_2\_0\_hs\_otg\_linux\_software

Enhancement STARs are identifiable by the letter "E" in the Severity column, and fixed defect STARs are identifiable by the letter "B." For previous core versions, click the tab corresponding to the version in question.

#### 3 Known Issues and Limitations

- ❖ To enable thresholding, the AHB must run at 60 MHz or faster.
- ❖ The driver does not support multiprocessor systems, because data structures are not protected with spin locks.
- In PTI mode, multiple "Transfer Complete" interrupts, asserted because of isochronous OUT packet dropped conditions being detected, may be merged in a system without sufficient performance to handle interrupts within one microframe. To avoid this issue, set the Receive FIFO size to store two or more (micro-) frames of isochronous data.

## 4 Customer Support

To obtain support for your product, choose one of the following:

- Enter a call through SolvNet.
  - ◆ Go to https://solvnet.synopsys.com/ManageCase?ccf=1 and provide the requested information, including:

♦ Product: DesignWare Cores

♦ Sub Product: USB 2.0 OTG

♦ Version: 2.90a

♦ Subject: HS OTG Linux Driver Software

- ❖ Send an e-mail message to support\_center@synopsys.com.
  - ◆ Include the Product name, Sub Product name, and Version (product release number) in your e-mail so it can be routed correctly.
  - ◆ Provide the following additional information, if applicable:
    - ♦ For environment setup problems, run the debug\_info command in the coreConsultant GUI and include the text file generated.
    - ♦ For configuration failures, include the error messages that appear in the coreConsultant GUI console pane.
    - For simulation failures, include a text file with your specific configuration. Generate this text file using the coreConsultant GUI.s write\_batch\_script command. Also include the log file from the <workspace>/simulation/ directory, the log file for the specific test, and a VPD/VCD waveform dump file.
    - ♦ For synthesis failures, include the log file from the <workspace>/syn/ directory.
- Telephone your local support center.
  - ♦ United States:

Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific time, Monday through Friday.

◆ Canada:

Call 1-650-584-4200 from 7 AM to 5:30 PM Pacific time, Monday through Friday.

♦ All other countries:

http://www.synopsys.com/support/support\_ctr