

AMSTRAD CPC / CRTC 4

SHAKER V1.8 OUTPUT

LOGON SYSTEM 2021 / LONGSHOT

More information about CRTC in Amstrad Cpc Crtc Compendium
("con de chat canadien")

Sommaire

UPDATE VRAM VS CRTC	3
SKEW DISP ON R0 RUPTURE	4
INTERRUPT DELAY FROM R2	7
UPDATE CRTC R0 TIMING	9
R13 UPDATE IN 4 USEC SCREENS (R0=3)	10
R13 UPDATE IN 2 USEC SCREENS (R0=1)	13
R13 UPDATE IN 1 USEC SCREENS (R0=0)	16
GATE ARRAY PIXELISATION	19
GATE ARRAY INKERISATION	20
GATE ARRAY MODERISATION	22
HSYNC DELAY ON MODE UPDATE, R2 UPDATE/R3 LENGTH 2 to 0	23
R2 UPDATE DURING & AFTER HSYNC	25
R3 UPDATE DURING HSYNC	29
R4 & R9 CHECKING	34
VSYNC CONDITIONS	35
R1 STORIES	37
R6 STORIES	41
RVNI (NON INVISIBLE VERTICAL RUPTURE)	48
ANALYZER / FORCED STABILISATION ON R0=0	49
R5 SCANNER (for CRTC 1)	52
R5 STORIES / INTERACTIVE TEST	53
OFFSET UPDATE	54
« RVMB »	56
BOUNGA : CRTC 2 R4=R9=0 FORCED	69
INTERLACE VM	70
INTERLACE C4/C9 COUNTERS	72
INTERLACE CRTC 2 C9 STRANGER THING	84
FAKE VSYNC ON CRTC 2	85
CRTC 2 FIND CO MIN	86
CRTC 2 - 1 LINE RUPTURE	87
CRTC 1 – BUG OUTI R0	88
CRTC 1- BE00 CHECK	90


UPDATE VRAM VS CRTC

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE URAM US CRTC (14 TST) (0) CRTC 2 RUMB
(2) SKEW DISP ON R0 RUPTURE (5 TST) (F0) BOUNGA:CRTC 2 ZERO!
(3) INTERRUPT DELAY FROM R2 (18 CALC) (F1) INTERLACE VM (27 TST)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!

CRIC 4 , TESV V 1.0

SKEW DISP ON R0 RUPTURE

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM US CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC USYNC FROM PPI.PORTB.0=1 !!





INTERRUPT DELAY FROM R2

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT < CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```

DELAY BETWEEN HSYNC (C0=R2) AND INTERRUPTION (INT)

WHEN R3=8E, INTERRUPT OCCURS #10 uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=8D, INTERRUPT OCCURS #0F uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=8C, INTERRUPT OCCURS #0E uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=8B, INTERRUPT OCCURS #0D uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=8A, INTERRUPT OCCURS #0C uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=89, INTERRUPT OCCURS #0B uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=88, INTERRUPT OCCURS #0A uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=87, INTERRUPT OCCURS #09 uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=86, INTERRUPT OCCURS #08 uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=85, INTERRUPT OCCURS #07 uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=84, INTERRUPT OCCURS #06 uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=83, INTERRUPT OCCURS #05 uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=82, INTERRUPT OCCURS #04 uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=81, INTERRUPT OCCURS #03 uSEC AFTER C0=R2 (#FF=NO INT)

WHEN R3=80, INTERRUPT OCCURS #12 uSEC AFTER C0=R2 (#FF=NO INT)

USEMC DURATION (6=8180 ON CRT 0,3,4) (8=8480 ALL CRT / n=8480 CRT 1,2)

R3 High=6)) SIZE=80180 uSEC

R3 High=0)) SIZE=80480 uSEC

DELAY OF 'CALL TO #38' ON INTERRUPTION IS 05 uSEC (RST#38=4 uSEC)

CRTC 4

DELAY BETWEEN HSYNC (CB=R2) AND INTERRUPTION (IM2)

WHEN R3=8E, INTERRUPT OCCURS #10 uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=90, INTERRUPT OCCURS #0F uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=9C, INTERRUPT OCCURS #0E uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=9B, INTERRUPT OCCURS #0D uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=9A, INTERRUPT OCCURS #0C uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=89, INTERRUPT OCCURS #0B uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=88, INTERRUPT OCCURS #0A uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=87, INTERRUPT OCCURS #09 uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=86, INTERRUPT OCCURS #08 uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=85, INTERRUPT OCCURS #07 uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=84, INTERRUPT OCCURS #06 uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=83, INTERRUPT OCCURS #05 uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=82, INTERRUPT OCCURS #04 uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=81, INTERRUPT OCCURS #03 uSEC AFTER CB=R2 (\$FF=NO INT)
WHEN R3=80, INTERRUPT OCCURS #12 uSEC AFTER CB=R2 (\$FF=NO INT)

VSYNC DURATION (6=8188 ON CRT 0,3,4) (8=8488 ALL CRT / n=8488 CRT 1,2)
R3 High=0)) SIZE=80188 uSEC
R3 High=0)) SIZE=80488 uSEC

DELAY OF INTERRUPTION CALL (IM2) IS 87 uSEC

CRTC 4

UPDATE CRTC R0 TIMING

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST) (selected)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD_UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```

```
R0=3F / CRTC 10 ON R0 (001(C),C)
OK: C0=.3F..40..41.. / R0: C0=.3F..00..01..
UPDATE R0=7F, OUT OM HCC=39 :OK
UPDATE R0=7F, OUT OM HCC=3A :OK
UPDATE R0=7F, OUT OM HCC=3B :OK
UPDATE R0=7F, OUT OM HCC=3C :OK
UPDATE R0=7F, OUT OM HCC=3D :NO
UPDATE R0=7F, OUT OM HCC=3E :NO
UPDATE R0=7F, OUT OM HCC=3F :NO



OUTI OM C0vs=#3c:81 001:I0 ON 5TH NOP / 00:I0 ON 4TH NOP)
```



CRTC 4

R13 UPDATE IN 4 USEC SCREENS (R0=3)

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST) (0) CRTC 2 RUMB
(2) SKEW DISP ON R0 RUPTURE (5 TST) (F0) BOUNGA:CRTC 2 ZERO!
(3) INTERRUPT DELAY FROM R2 (18 CALC) (F1) INTERLACE VM (27 TST)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!











R13 UPDATE IN 2 USEC SCREENS (R0=1)

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```












R13 UPDATE IN 1 USEC SCREENS (R0=0)

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!









GATE ARRAY PIXELISATION



CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD, UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC USYNC FROM PPI.PORTB.0=1 !!



GATE ARRAY INKERISATION

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```






GATE ARRAY MODERISATION

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!



HSYNC DELAY ON MODE UPDATE, R2 UPDATE/R3 LENGTH 2 to 0

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD, UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!





R2 UPDATE DURING & AFTER HSYNC

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!



R2 UPDATE DURING HSYNC
R2=#0B / R3=10 / DM CR=#0D000F10, OUT R2,#12 (+ R2=#2E ON CR=#23)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

CRTC 4

R2 UPDATE DURING HSYNC
R2=#0B / R3=10 / DM CR=#0D000F10, OUT R2,#13 (+ R2=#2E ON CR=#23)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

CRTC 4

R2 UPDATE DURING HSYNC

R2=#0B / R3=1B / OM CB=#0D0DD0F10, OUT R2,#14 (+ R2=#2E OM CB=#23)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 4

R2 UPDATE DURING HSYNC

R2=#0B / R3=1B / OM CB=#0D0DD0F10, OUT R2,#15 (+ R2=#2E OM CB=#23)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 4

R2 UPDATE DURING HSINC
R2=00B / R3=1B / OM CB=#0D600F10, OUT R2,#16 (+ R2=12E OM CB=123)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

R3 UPDATE DURING HSYNC

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD_UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!

R3 UPDATE DURING HSYNC

R2=#00 / R3=10 / DM CB=#0D000F10, OUT R3,#00 (+ R2=#2E DM CB=#2A)
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

CRTC 4

R3 UPDATE DURING HSEMC

R2=##B / R3=1B / DM CB=##B0000F10, OUT R3, #01 (+ R2=##E DM CB=##A)
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

CRTC 4

R3 UPDATE DURING HSEMC

R2=##B / R3=1B / DM CB=##B0000F10, OUT R3, #02 (+ R2=##E DM CB=##A)
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

CRTC 4

R3 UPDATE DURING HSYNC

R2=#0B / R3=1B / OM CB=#0D000F10, OUT R3,#03 (+ R2=#2E OM CB=#2A)
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27



00 02 04 06 08 0A
01 03 05 07 09
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
1E 20 22 24 26
1F 21 23 25 27

CRTC 4

R3 UPDATE DURING HSYNC

R2=#0B / R3=1B / OM CB=#0D000F10, OUT R3,#04 (+ R2=#2E OM CB=#2A)
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27



00 02 04 06 08 0A
01 03 05 07 09
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
20 22 24 26
1F 21 23 25 27

CRTC 4

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / OM CB=#0D0EE0F10 OUT R3 #05 (+ R2=#2E OM CB=#24)
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27



00	02	04	06	08	0A	10	12	14	16	18	1A	1C	1E	20	22	24	26		
01	03	05	07	09	0B	0D	0F	11	13	15	17	19	1B	1D	1F	21	23	25	27
00	02	04	06	08	0A	0C	0E	10	12	14	16	18	1A	1C	1E	20	22	24	26

CRTC 4

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / OM CB=#0D0EE0F10 OUT R3 #06 (+ R2=#2E OM CB=#24)
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27



00	02	04	06	08	0A	12	14	16	18	1A	1C	1E	20	22	24	26			
01	03	05	07	09	0B	0D	0F	11	13	15	17	19	1B	1D	1F	21	23	25	27
00	02	04	06	08	0A	0C	0E	10	12	14	16	18	1A	1C	1E	20	22	24	26

CRTC 4

R3 UPDATE DURING HSYNC

R2=#03 / R3=10 / OM CB=#0D0D0F10 OUT R3 #07 (+ R2=#2E OM CB=#2A)
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

CRTC 4

R4 & R9 CHECKING

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```

RESULT OF CRT-R4 & R9 CHECK

```
PRIV R9=7 )) UPD R9=1 WHEN C9=3>C9=0 (OK FOR CRT 3+4 ONLY):OK
PRIV R9=7 R4=38 )) UPD R4=1 WHEN C4=1 & C9=7 )) C4=0 :OK
PRIV R9=7 R4=38 )) UPD R4=0 WHEN C4=1 & C9=7 )) C4=2 (Ovf) :OK
PRIV R9=7 R4=38 )) UPD R9=8 WHEN C4=1 & C9=0 (UPD FROM CBvsid)(08=Upd 00)
)) 3C=00/3D=00/3E=00/3F=01/00=01/01=01/02=01/03=01/04=01/05=01
PRIV R9=7 R4=38 )) UPD R4=1 WHEN C4=1 & C9=7 (UPD FROM C0vsid)(01=C4 0vs)
)) 3C=00/3D=00/3E=00/3F=01/00=01/01=01/02=01/03=01/04=01/05=01
PRIV R9=7 R4=1 )) UPD R9=1 WHEN C4=1 C9=7 LASTLINE FROM CB=#29 R2=#2E(01:C9=0)
01,01,01,01,01,01,01,01,01,01,01,01,01,01,01,01,01,01,01,01,01,01
PRIV R9=7 R4=1 )) UPD R4=3 WHEN C4=1 & C9=7 (LAST LINE):00 (00:C4=0E 01:C4=0)
PRIV R9=7 R4=1 )) UPD R4=8 WHEN C4=1 & C9=7 (UPD FROM C0vsid)(01:C4=0 00:C4=0vs)
)) 3C=00/3D=00/3E=00/3F=01/00=01/01=01/02=01/03=01/04=01/05=01
```

CRTC 4

VSYNC CONDITIONS

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD, UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!

VSYNC MANAGEMENT DURING R3

R3 APPLIED ON ALL VALUES OF C4
R2=50, R3=12, R0=63 : V1=#5E, V2=#5F
R2=50, R3=13, R0=63 : V1=#5E, V2=#5F
R2=50, R3=14, R0=63 : V1=#5E, V2=#5F
R2=50, R3=15, R0=63 : V1=#5E, V2=#5F

R3 APPLIED ON ALL VALUES OF C4, EXCEPTED WHEN C4=R7 (C9=0) (THEN R3=12)

R2=50, R3=12, R0=63 : V1=#5E, V2=#5F
R2=50, R3=13, R0=63 : V1=#5E, V2=#5F
R2=50, R3=14, R0=63 : V1=#5E, V2=#5F
R2=50, R3=15, R0=63 : V1=#5E, V2=#5F
R2=50, R3=15, R0=63 : V1=#5E, V2=#5F ON PREVIOUS LINE

VSYNC CONDITIONS IN HSYNC (R2=#2D/R3=14)

)> UPD R7=04 ON C9=0,C0v=#35 PPI.B ON C9=0,C0v=#3A:#5E
)> UPD R7=04 ON C9=0,C0v=#35 PPI.B ON C9=0,C0v=#3E:#5E
)> UPD R7=04 ON C9=0,C0v=#35 PPI.B ON C9=1,C0v=#3A:#5E
)> UPD R7=04 ON C9=0,C0v=#35 PPI.B ON C9=1,C0v=#3E:#5E

PPI.STATUS 5us BEFORE R7=04 :#5E

PPI.STATUS 5us AFTER UPD R7=04 (R7=04 BEFORE) (VSYNC CANCEL) (C9=0):#5E

PPI.ST C0=46 15 LINES AFTER R7=04 ON C0vs10=#1E:5E,5E,5E,5E,5E

CRTC 4

R1 STORIES

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST) (0) CRTC 2 RUMB
(2) SKEW DISP ON R0 RUPTURE (5 TST) (F0) BOUNGA:CRTC 2 ZERO!
(3) INTERRUPT DELAY FROM R2 (18 CALC) (F1) INTERLACE VM (27 TST)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD_UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC USYNC FROM PPI.PORTB.0=1 !!



CRTC 4 RI STORIES

STORY 2 : RI > R0 WHEN C9=R9 & C9<R9

PROCESS : UPDATE RI ON 16 LINES (64 x 7, 40 (C9=7))+ (40 x 7, 56(C9=7))

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 30 22 24 26

01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

(L1)AT #C000+(5x80)

(L2)AT #C000+(6x80))

(L3)AT #C000+(7x80))

(L4)AT #C000+(8x80))

CRTC 4 RI STORIES

STORY 3 : RI=8 EFFECT (EACH LINE : 4 x OUT RI, 8/OUT RI, 40)

PROCESS : UPDATE RI=8 FOR 4x8 Lines FROM C0=30, C0=30, C0=30, C0=30

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 30 22 24 26

01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

(L2)AT #C000+(6x80))

(L3)AT #C000+(7x80))


R6 STORIES

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST) (0) CRTC 2 RUMB
(2) SKEW DISP ON R0 RUPTURE (5 TST) (F0) BOUNGA:CRTC 2 ZERO!
(3) INTERRUPT DELAY FROM R2 (18 CALC) (F1) INTERLACE VM (27 TST)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!


CRIC 4 R6 STORIES (3 RUPTURES ON SCREEN)
TBI-R6-0 IN 5 SEC. (PRESS SPACE, OR WAIT 4 SEC IN AUTO MODE)




CRTC 4 R6 STORIES (3 RUPTURES ON SCREEN)
T82-58 L. PATCHWORK R6=8/8 FROM VERY 1ST LINE OF MIDDLE SCREEN RUPT. (C4=0, C9=0)



CRTC 4 R6 STORIES (3 RUPTURES ON SCREEN)
T83-58 L. PATCHWORK R6=8/8 FROM 2ND LINE OF MIDDLE SCREEN RUPTURE (C4=0, C9=1)



CRIC 4 R6 STORIES (3 RUPTURES ON SCREEN)
184-1ST LINE IN DISPLAY AREA : SEQUENCE R6=0/R6=8/ WHEN R1>R0



CRIC 4 R6 STORIES (3 RUPTURES ON SCREEN)
185-58 L. FROM 2ND LINE IN DISP AREA : PATCHWORK R6=0/R6=8 WHEN R1>R0



CRIC 4 RS STORIES -MAIN-
TB6B-ON C4=3/C9=0 PATCHWORK RS=9/25 IN DISP AREA FOR 64 LINES

CRIC 4 RS STORIES -MAIN-
TB6B-ON C4=3/C9=1 PATCHWORK RS=9/25 IN DISP AREA FOR 64 LINES

CRTC 4 R6 STORIES - AGAIN -
R6C-0M C4=9/C9=1 PATCHWORK RS=8/25 IN DISP AREA FOR 64 LINES

CRTC 4 R6 STORIES - LAST LINE -
R6=8/T/ FROM C8=2 ON C4=R4, C9=0..7, PREVIOUS R6=R4+1

CRTC 4 R6 STORIES - LAST LINE -
R6=8/T/ FROM C8=2 ON C4=R4, C9=0..7, PREVIOUS R6=R4+1

CRTC 4 R6 STORIES -LAST LINE-
R6=R4/FF FROM CB=2 IN V.ADJ ZONE (RS=16) (C4=fnc(CRTC)) PREVIOUS R6=R4+3


CRTC 4 R6 STORIES -LAST LINE-
R6=R4/FF FROM CB=2 IN V.ADJ ZONE
(RS=16) (C4=fnc(CRTC)) PREVIOUS R6=R4+3

CRTC 4 R6 STORIES -LAST LINE-
R6=R4+1/FF FROM CB=2 IN V.ADJ ZONE (RS=16) (C4=fnc(CRTC)) PREVIOUS R6=R4+3

CRTC 4 R6 STORIES -LAST LINE-
R6=R4+1/FF FROM CB=2 IN V.ADJ ZONE
(RS=16) (C4=fnc(CRTC)) PREVIOUS R6=R4+3

RVNI (NON INVISIBLE VERTICAL RUPTURE)

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM US CRTC (14 TST) (0) CRTC 2 RUMB
(2) SKEW DISP ON R0 RUPTURE (5 TST) (F0) BOUNGA:CRTC 2 ZERO!
(3) INTERRUPT DELAY FROM R2 (18 CALC) (F1) INTERLACE VM (27 TST)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!




ANALYZER / FORCED STABILISATION ON R0=0

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD_UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```







R5 SCANNER (for CRTC 1)

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```

Only for CRTC 1

R5 STORIES / INTERACTIVE TEST

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```

Only for CRTC 1

OFFSET UPDATE

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD_UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!






CRIC 4 UPD R12/R13=\$1000 CRI 2 ON C4=R4=1, C9=7, R1=\$28
UPD R12 ON C0vcc=\$3F
CRTC 4 UPD R12/R13=\$1000 CRI 2 ON C4=R4=1, C9=7, R1=\$28
UPD R12 ON C0vcc=\$3F


« RVMB »

CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT () CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!






























BOUNGA : CRTC 2 R4=R9=0 FORCED

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM  
(1) UPDATE VRAM VS CRTC (14 TST)  
(2) SKEW DISP ON R0 RUPTURE (5 TST)  
(3) INTERRUPT DELAY FROM R2 (18 CALC)  
(4) UPDATE CRTC R0 TIMING (7 TST)  
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)  
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)  
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)  
(8) GATE ARRAY PIXELISATION  
(9) GATE ARRAY INKERISATION (3 TST)  
(E) GATE ARRAY MODERISATION  
(R) HSYNC DELAY MODE UPD_UPD R2,LGTH R3 (2.1.0)(3 TST)  
(T) R2 UPD DURING & AFTER HSYNC (6 TST)  
(Y) R3 UPD DURING HSYNC (8 TST)  
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))  
(I) VSYNC CONDITIONS (16 TST)  
(O) R1 STORIES (7 TST)  
(P) R6 STORIES (11 TST)  
(RETURN) RUNI LTD  
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)  
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)  
(COPY) CRTC 2 OFFSET  
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY  
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```



INTERLACE VM

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```

```
CRTC 4 INTERLACE VIDEO MODE
CALC WITH R6=$19:
R8=3 ON LINE 0 : FRAME SIZE=$2000 usec (R9=7)(R7=0)
R8=3 ON LINE 1 : FRAME SIZE=$2020 usec (R9=7)(R7=0)
R8=3 ON LINE 2 : FRAME SIZE=$2040 usec (R9=7)(R7=0)
R8=3 ON LINE 3 : FRAME SIZE=$2060 usec (R9=7)(R7=0)
R8=3 ON LINE 4 : FRAME SIZE=$2080 usec (R9=7)(R7=0)
R8=3 ON RASTER LINE 2 / R8=0 ON LINE 43 / FRAME SIZE=$4600 usec (R9=7)(R7=0)
CALC WITH R6=$7F:
R8=3 ON LINE 0 : FRAME SIZE=$2030 usec (R9=7)(R7=0)
R8=3 ON LINE 1 : FRAME SIZE=$2000 usec (R9=7)(R7=0)
R8=3 ON LINE 2 : FRAME SIZE=$2050 usec (R9=7)(R7=0)
R8=3 ON LINE 3 : FRAME SIZE=$2040 usec (R9=7)(R7=0)
R8=3 ON LINE 4 : FRAME SIZE=$2040 usec (R9=7)(R7=0)
R8=3 ON RASTER LINE 2 / R8=0 ON LINE 43 / FRAME SIZE=$4600 usec (R9=7)(R7=0)
R7=$18, BEFORE R6
CALC WITH R6=$19:
R8=3 ON LINE 0 : FRAME SIZE=$1B00 usec (R9=7)(R7=0)
R8=3 ON LINE 1 : FRAME SIZE=$1B40 usec (R9=7)(R7=0)
R8=3 ON LINE 2 : FRAME SIZE=$1B40 usec (R9=7)(R7=0)
R8=3 ON LINE 3 : FRAME SIZE=$1B80 usec (R9=7)(R7=0)
R8=3 ON LINE 4 : FRAME SIZE=$1B80 usec (R9=7)(R7=0)
R8=3 ON RASTER LINE 2 / R8=0 ON LINE 43 / FRAME SIZE=$2800 usec (R9=7)(R7=0)
```

CRTC4 INTERFACE VIDEO MODE

R8 UPDATE DELAY + 0 FRAME DELAY

R8=3 ON C9=0, CB=#3D : FRAME SIZE=#2000 usec (R9=7)
R8=3 ON C9=0, CB=#3E : FRAME SIZE=#2020 usec (R9=7)
R8=3 ON C9=0, CB=#3F : FRAME SIZE=#2000 usec (R9=7)
R8=3 ON C9=1, CB=#00 : FRAME SIZE=#2000 usec (R9=7)
R8=3 ON C9=1, CB=#01 : FRAME SIZE=#2020 usec (R9=7)

R8 UPDATE DELAY + 0 FRAME DELAY

R8=3 ON C9=0, CB=#3D : FRAME SIZE=#2020 usec (R9=7)
R8=3 ON C9=0, CB=#3E : FRAME SIZE=#2000 usec (R9=7)
R8=3 ON C9=0, CB=#3F : FRAME SIZE=#2020 usec (R9=7)
R8=3 ON C9=1, CB=#00 : FRAME SIZE=#2020 usec (R9=7)
R8=3 ON C9=1, CB=#01 : FRAME SIZE=#2000 usec (R9=7)

R8 UPDATE DELAY + 1 FRAME DELAY

R8=3 ON C9=0, CB=#3D : FRAME SIZE=#2000 usec (R9=7)
R8=3 ON C9=0, CB=#3E : FRAME SIZE=#2020 usec (R9=7)
R8=3 ON C9=0, CB=#3F : FRAME SIZE=#2000 usec (R9=7)
R8=3 ON C9=1, CB=#00 : FRAME SIZE=#2000 usec (R9=7)
R8=3 ON C9=1, CB=#01 : FRAME SIZE=#2020 usec (R9=7)

DELAY FOR EVEN+ODD FRAME (E/O R6=50/50, 7E/50 50/7E, 7F/7F)

R8=3 ON LINE 0 : FRAME SIZE=#5700 usec (R9=7)(R7=0)
R8=3 ON LINE 0 : FRAME SIZE=#5700 usec (R9=7)(R7=0)
R8=3 ON LINE 0 : FRAME SIZE=#5700 usec (R9=7)(R7=0)
R8=3 ON LINE 0 : FRAME SIZE=#5700 usec (R9=7)(R7=0)

INTERLACE C4/C9 COUNTERS

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM
(1) INTERLACE C4/C9 COUNTERS
(2) INTERLACE CRTC 2 C9 STRANGER THING
(3) FAKE VSYNC ON CRTC 2
(4) CRTC 2 FIND C0 MIN
(5) CRTC 2 RLAL
(6) CRTC 1 BUG OUTI R0


(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC VSYNC SET PPI.PORTB.0=1 !!

CRTC 4 INTERFACE VR TESTS - C4/C8 COUNTING IN IVM PERIOD (GRUVE ZONE)

NEXT SCREEN : C4=6, C8=0 >> UPD RS=6, RB=3 (+3105)
EXIT IVM MODE ON C8=0 >> UPD RS=7, RB=0


AUTOSYNC ON PREVIOUS SCREEN TEST: M=0xx RS=0xx



CHIC 4 INTERFACE VM TESTS - C4/CS COUNTING IN IVM PERIOD (GRAVE ZONE)

NEXT SCREEN : C4=6, CS=1 >> UPD RS=6, RB=3 (+3105)
EXIT IVM MODE ON CS=0 >> UPD RS=7, RB=0


AUTOSYNC ON PREVIOUS SCREEN TEST: R4=02A NS=100



CRIC 4 INTERFACE IUM TESTS - C4/CS COUNTING IN 10M PERIOD (GRAVE 2003)

NEXT SCREEN : C4=6, C9=2)) UPD R9=6, R8=3 (+3105)
EXIT IUM MODE ON C9=0)) UPD R9=7, R8=0

AUTOSYNC ON PREVIOUS SCREEN TEST: R4=R29 R5=R07




CRC 4 INTERFACE ON TESTS - C4/C9 COUNTING IN IOM PERIOD (RAVE ZONE)

NEXT SCREEN : C4=6, C9=3)) UPD R9=6, R8=3 (+3105)

EXIT IOM MODE ON C9=0)) UPD R9=7, R8=0


AUTOSYNC ON PREVIOUS SCREEN TEST: R4=#29 R5=#07



CHIC 4 INTERFACE IVM TESTS - C4/C9 COUNTING IN IVM PERIOD (CHAUD ZONE)

NEXT SCREEN : C4=6, C9=4 >> UPD R9=6, R8=3 (+3105)
EXIT IVM MODE ON C9=0 >> UPD R9=7, R8=0


AUTOSYNC ON PREVIOUS SCREEN TEST: R4=029 R5=105



ZMIC 4 INTERFACE UV TESTS - C4/C5 COUNTING IN 1MHz PERIOD (MODULE 20ME)

NEXT SCREEN : C4=6, C5=5 >> UPD R9=6, R8=3 (+3105)
EXIT UVN MODE ON C5=0 >> UPD R9=7, R8=0

AUTOSYNC ON PREVIOUS SCREEN TEST: R4=029 R5=004



CBC 4 INTERFACE UV TESTS - C4/C9 COUNTING IN IOM PERIOD (GRADE ZONE)

NEXT SCREEN : C4=6, C9=6 >> UPD RS=6, R8=3 (+3105)
EXIT IOM MODE ON C9=0 >> UPD RS=7, R8=0

AUTOSYNC ON PREVIOUS SCREEN TEST: R4=029 RS=103







CASIC 4 INTERFACE UV TESTS - C4/C5 COUNTING IN 1MH PERIOD (GRAVE ZONE)


NEXT SCREEN : C4=6, C5=0 >> UPD R9=6, RS=3 (+310S)

EXIT IUM MODE ON C5=2 >> UPD R9=7, RS=0

AUTOSYNC ON PREVIOUS SCREEN TEST: R4=029 RS=101







INTERLACE CRTC 2 C9 STRANGER THING

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT, LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE VSYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC VSYNC SET PPI.PORTB.0=1 !!


Only for CRTC 2

FAKE VSYNC ON CRTC 2

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM
(1) INTERLACE C4/C9 COUNTERS
(2) INTERLACE CRTC 2 C9 STRANGER THING
(3) FAKE VSYNC ON CRTC 2
(4) CRTC 2 FIND C0 MIN
(5) CRTC 2 RLAL
(6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC VSYNC SET PPI.PORTB.0=1 !!



CRTC 2 FIND C0 MIN

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM
(1) INTERLACE C4/C9 COUNTERS
(2) INTERLACE CRTC 2 C9 STRANGER THING
(3) FAKE VSYNC ON CRTC 2
(4) CRTC 2 FIND C0 MIN
(5) CRTC 2 RVAL
(6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC VSYNC SET PPI.PORTB.0=1 !!

Only for CRTC 2

CRTC 2 - 1 LINE RUPTURE

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM
(1) INTERLACE C4/C9 COUNTERS
(2) INTERLACE CRTC 2 C9 STRANGER THING
(3) FAKE VSYNC ON CRTC 2
(4) CRTC 2 FIND C0 MIN
(5) CRTC 2 RAL
(6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC VSYNC SET PPI.PORTB.0=1 !!

Only for CRTC 2

CRTC 1 - BUG OUTI R0

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM
(1) INTERLACE C4/C9 COUNTERS
(2) INTERLACE CRTC 2 C9 STRANGER THING
(3) FAKE VSYNC ON CRTC 2
(4) CRTC 2 FIND C0 MIN
(5) CRTC 2 RLAL
(6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC VSYNC SET PPI.PORTB.0=1 !!

CHECKING BUG OUTI ON RB UPDATE WHEN C0=0
ON C4=C9=8, 1ST RB=49/2ND RB 'OUTI'=6 FOR 14 usec ON C0VSC=46
CRTC 4

CHECKING BUG OUTI ON RB UPDATE WHEN C0=0
ON C4=C9=8, 1ST RB=49/2ND RB 'OUTI'=6 FOR 14 usec ON C0VSC=46
CRTC 4

CHECKING BUG OUTI ON RB UPDATE WHEN C0=0
ON C4=C9=8, 1ST RB=49/2ND RB 'OUTI'=6 FOR 14 usec ON C0VSC=46
CRTC 4

CHECKING BUG OUTI ON RD UPDATE WHEN CB=0
ON C4=C9=0, 1ST RD=48/2ND RD 'OUT(C),r8'=6 FOR 14 usec ON CBvs=48
CRTC 4

CHECKING BUG OUTI ON RD UPDATE WHEN CB=0
ON C4=C9=0, 1ST RD=48/2ND RD 'OUT(C),r8'=6 FOR 14 usec ON CBvs=48
CRTC 4

CHECKING BUG OUTI ON RD UPDATE WHEN CB=0
ON C4=C9=0, 1ST RD=48/2ND RD 'OUT(C),r8'=6 FOR 14 usec ON CBvs=48
CRTC 4

CRTC 1- BE00 CHECK

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM
(1) INTERLACE C4/C9 COUNTERS
(2) INTERLACE CRTC 2 C9 STRANGER THING
(3) FAKE VSYNC ON CRTC 2
(4) CRTC 2 FIND C0 MIN
(5) CRTC 2 RLAL
(6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC VSYNC SET PPI.PORTB.0=1 !!

Only for CRTC 1