

OOP - Final Project Hardware platform simulator

Prepared by

Cristiano MERIO | Robert NAKHLE

Supervised by Mr. Andrea BATTISTELLA

Plan

Phelma

Description des different block: FSM et testbensh

Présentation du système et RTL

Le main


Les stimuli

Remarques particulières

jhristiano merhhio


rouberths naglie





Code plan









```
class component {
public:
  virtual void simulate();
  virtual void load(string cfg);
  virtual void print();
  virtual void bind(list<component *> member);
  virtual string get_label();
  virtual dataValue read();
  // constructors
  component();
  virtual ~component();
private:
  string label;
};
```





```
class Platform {
public:
 void load_components();
 void simulate();
  void print();
  void bind();
  // constructors
  Platform(string cfg);
private:
  list<component *> members;
  list<string> member paths;
```





```
class Bus : virtual public component {
public:
 void simulate();
  void load(string cfg);
  dataValue read();
  void print();
 void bind(list<component *> member);
  string get label();
 // constructors
  Bus();
  ~Bus();
private:
  list<dataValue> pending;
 list<dataValue> ready;
  int counter;
  string label;
  component *sourcePointer;
  int width;
  string source;
```





```
class Cpu : virtual public component {
public:
 void simulate();
 void load(string cfg);
 void print();
 // TODO
  dataValue read();
  string get label();
  // constructors
  Cpu();
  ~Cpu();
 Program prog; // TODO return private
private:
  string label;
 int cores;
 int frequency;
  string prog path;
  int current active core;
  Register reg;
```





```
class Program {
public:
  string compute();
  void reset();
 void load();
  void set file path(string path);
  bool get done();
 // constructors
  Program();
private:
  list<string> program list;
  list<string>::iterator program list it;
  string file path;
  bool done;
  bool nop sended;
```

```
class Register {
public:
  double read();
  void write(double value);
  bool is not empty();
  void bind(list<component *> member);
  // constructors
  Register();
  ~Register();
private:
  list<double> reg list;
```






```
class Display : virtual public component {
public:
  void simulate();
  void load(string cfg);
  void print();
  void bind(list<component *> member);
  string get label();
  dataValue read();
  // constructors
  Display();
  ~Display();
private:
  string label;
  int refresh;
  string source;
  component *sourcePointer;
  int refresh counter;
```






```
class Memory : virtual public component {
public:
  void simulate();
  void load(string cfg);
  void print();
  void bind(list<component *> members);
  string get_label();
  dataValue read();
  // constructors
  Memory();
  ~Memory();
private:
  component * sourcePointer;
  string label;
  unsigned int size;
  int access;
  int current_access;
  string source;
  list<dataValue> memory;
```





```
typedef struct {
  double value;
  bool flag;
} dataValue;

typedef struct {
  string field;
  string data;
} option_t;
```





```
list<string> file_to_list(string);
list<string> string_to_words(string);
list<option_t> parse_cfg(string);
string find_in_cfg(string, list<option_t>);

bool string_contains(string, string);
string rtrim(string);
string ltrim(string);
string trim(string);
```

```
#ifndef DEBUG_H
#define DEBUG_H
#define DEBUG(x) do { \
   if (IS_DEBUG_ON) { std::cerr << x << std::endl; } \
} while (0)
#endif</pre>
```

Le main




- Création d'une nouvelle plateforme
- Load + Bind
- Print des membres de la simulation
- Choix du fichier plateforme utilisé
- Simulation selon le nombre de cycles entré par l'utilisateur





```
#include "platform.hpp"
const string directory = "./";
using namespace std;
int main(int argc, char *argv[]) {
 if(argc != 2){
      cerr << "Invalid nb of arguments" << endl;</pre>
      exit(1);
  Platform myPlatform("testdata/platform.txt");
 myPlatform.load components();
 myPlatform.print();
 myPlatform.bind();
 int sim = stoi(argv[1]);
 for (int kitler = 1; kitler < sim; kitler++) {</pre>
    myPlatform.simulate();
 exit(0);
  return 0;
```







```
Initialising platform...
Loading components...
Printing the platform's content!
[Memory Print]
  Tabel :
             DRAM 1
  Size : 32
  Access : 2
  Source : My bus 1
[Memory Print]
  Label :
             DRAM 2
  Size : 128
  Access :
  Source : Auxiliary bus
Bus Print]
  Label :
             My bus 1
  Width :
  Source : Main processing unit
Bus Print]
  Label :
             Auxiliary bus
  Width :
  Source
             Coproc
```

```
[CPU Print]
                Main processing unit
   Label
   Cores
   Frequency:
   Prog path:
               testdata/program.txt
[CPU Print]
   Label
                Coproc
   Cores
   Frequency:
               testdata/program.txt
   Prog path:
[Display Print]
   Refresh :
                8
               DRAM 2
   Source :
Done printing content!
Starting platform bind!
Platform bind complete.
```





[Display]: DRAM	5 3.3 15.006 4.2	[Display]:	5 3.3 15.006 4.2 50 30.3 1500.06 4.02 5 3.3 1500.06 4.2 50 30.3 15.006 4.2 50 30.3 15.006 4.2 50 30.3	[Display]:	15.006 4.2 50 30.3 1500.06 4.02 5 3.3 15.006 4.2 50 30.3 1500.06 4.02 5 3.3 15.006 4.02 5 3.3	[Display]:	DRAM	2 5 3.3 15.006 4.2 50 30.3 1500.06 4.02 5 3.3 15.006 4.02 50 30.3 1500.06 4.02 5 3.3
	1500.06		4.02		4.2			






```
[Display]: DRAM 2
                                                                              [Display]: DRAM 2
                                                  [Display]: DRAM 2
Display]: DRAM 2
                                                                   15.006
                                                                                             3.3
                                         3.3
                                                                   4.2
               3.3
                                                                                             15.006
                                         15.006
               15.006
                                                                   50
                                                                                             4.2
                                         4.2
                                                                   30.3
               4.2
                                                                                             50
                                         50
                                                                   1500.06
                                                                                             30.3
                                         30.3
                                                                   4.02
                                                                                             1500.06
                                         1500.06
                                                                                             4.02
                                        4.02
                                                                   3.3
Display]: DRAM 2
                                                                                             3.3
                                                                   15.006
                                         3.3
                                                                                             15.006
                                                                   4.2
                30.3
                                                                                             4.2
                1500.06
                                                                   50
                                                                                             50
                                                                   30.3
               4.02
                                                                                             30.3
                                                                   1500.06
                                                                                             1500.06
                                                                   4.02
               3.3
                                                                                             4.02
                         [Display]: DRAM 2
               15.006
                                         15.006
                                                                   3.3
                                                                                             3.3
               4.2
                                         4.2
                                                                   15.006
                50
                                         50
                                                                   4.2
                30.3
                                         30.3
                                                                   50
               1500.06
                                         1500.06
                                                                   30.3
               4.02
                                         4.02
                                                  [Display]: DRAM 2
                                         3.3
               3.3
                                         15.006
                                                                   1500.06
               15.006
                                                                   4.02
                                        4.2
               4.2
                                         50
               50
                                         30.3
                                                                   3.3
                30.3
                                         1500.06
                                                                   15.006
               1500.06
                                         4.02
                                                                   4.2
               4.02
                                                                   50
                                         3.3
                                                                   30.3
                                                                   1500.06
                                                                   4.02
                                         3.3
```

		latform's content!
Memory Pri		
Label		
Size		
Access		2 My bus 1
Source		My bus 1
Memory Pri		
Label		
Size Access		128
Access		4
Source		Auxiliary bus
Bus Print]		My bus 1
Label		My bus 1
Width		3
Source		Main processing unit
us Printl		
Label		Auxiliary bus
Width		2
Source		Coproc
PU Printl		
Label		Main processing unit
Cores		4
Frequenc	v:	5
Prog_pat	h:	testdata/program.txt
PU Print]		
Label		Coproc
Cores		
Frequenc	y:	2
Prog_pat	h:	testdata/program.txt
isplay Pr	int	1
		8
Refresh		DRAM 2








```
Initialising platform..
                                          [CPU Print]
Loading components...
                                            Label :
                                                        Main processing unit
Printing the platform's content!
                                            Cores :
[Memory Print]
                                            Frequency:
  Label |
        : DRAM 1
                                            Prog path: testdata/program.txt
  Size : 32
  Access : 2
                                          [CPU Print]
  Source : My bus 1
                                            Label :
                                                        Coproc
                                            Cores
                                                        2
[Memory Print]
                                            Frequency:
  Label :
             DRAM 2
                                            Prog path: testdata/program.txt
  Size : 128
  Access : 4
                                          [Display Print]
  Source : Auxiliary bus
                                            Refresh :
                                            Source :
                                                        DRAM 2
[Bus Print]
  Label :
              My bus 1
                                          [Display Print]
  Width :
                                            Refresh :
             Main processing unit
  Source :
                                            Source :
                                                        DRAM 1
[Bus Print]
                                         Done printing content!
  Label :
              Auxiliary bus
                                         Starting platform bind!
  Width
                                         Platform bind complete.
  Source :
              Coproc
```



		Park and the second second			****		7 ==
[Display]: DRAM 2		[Display]: DRAM 1	[Display]: DRAM 1		[Display]: DRAM 1	[Display]: DRAM 1	[Display]: DRAM 1
5	3.3	50 30.3	50	1500.06	1500.00	3.3	4.2
3.3	15.006	1500.06	30.3	4.02	4.02	15.006	50
15.006	4.2	4.02	1500.06	5	3.3	4.2	30.3
4.2	50	5	4.02	3.3	15.006	50	1500.06
	30.3	3.3 15.006	5	15.006	4.2	30.3	4.02
[Display]: DRAM 1	1500.06	4.2	3.3	4.2	50	1500.06 4.02	5
5	4.02	50	15.006	50	30.3	5	3.3
3.3	5	30.3	4.2	30.3	1500.06	3.3	15.006
15.006	3.3	1500.06 4.02	50	1500.06	4.02	15.006	4.2
4.2	15.006	5	30.3	4.02	5 3.3	4.2	50
50	4.2	3.3	1500.06	5	15.006	50	30.3
30.3	50	0			4.2	30.3	1500.06 4.02
1500.06	30.3	5 3.3	4.02	3.3	50	1500.06 4.02	5
4.02	1500.06	15.006	5	15.006	30.3	5	3.3
5	4.02	4.2	3.3	4.2	1500.06	3.3	15.006
	5	50	15.006	50	4.02	0	4.2
	3.3	30.3 1500.06	4.2	30.3	3.3		50
	15.006	4.02	50	1500.06	15.006	[Display]: DRAM 1	30.3
[Display]: DRAM 2	4.2	5	30.3	4.02	4.2	5 3.3	1500.06
50	50	3.3		5	50	15.006	4.02
30.3	30.3	15.006 4.2	[Display]: DRAM 2	3.3	30.3	4.2	5
1500.06	1500.06	4.2	15.006	0	1500.06	50	3.3
4.02	4.02		4.2	5	4.02	30.3	0
5	5		50	3.3	5	1500.06	
3.3	3.3		30.3	15.006	[Display]: DRAM 2	4.02	
15.006	15.006	[Display]: DRAM 2	1500.06	4.2	5	3.3	
4.2	4.2	15.006	4.02	50	3.3	15.006	
50		4.2	5	30.3	15.006	4.2	
30.3		50 30.3	3.3	30.3	4.2	50	
1500.06		1500.06	15.006	[Display]: DRAM 2	50 30.3	30.3	
4.02	[Display]: DRAM 2	4.02	4.2	1500.06	1500.06	1500.06	
5	5	5	50		4.02	4.02	
3.3	3.3	3.3 15.006	30.3	4.02	5	3.3	
15.006	15.006	4.2	1500.06	_	3.3	15.006	
4.2	4.2	50	4.02	3.3	15.006	4.2	
50	50	30.3	5	15.006	4.2	50	
30.3	30.3	1500.06 4.02	3.3	4.2	50 30.3	30.3	
1500.06	1500.06	5	15.006	50	1500.06	1500.06	
4.02	4.02	3.3	4.2	30.3	4.02	4.02	
	5	0 5	50	1500.06	5	3.3	
	3.3	3.3	30.3	4.02	3.3	15.006	
					A		







OOP - Final Project Hardware platform simulator

Prepared by

Cristiano MERIO | Robert NAKHLE

Supervised by Mr. Andrea BATTISTELLA