## **Electrical Rules Check Report**

Class	Document	Message
Warning	Solens.SchDoc	Nets Wire I2C2_ALERT has multiple names (Net Label I2C2_ALERT,Net Label
		PERIPH_ALERT, Sheet Entry Z1-PERIPH_ALERT(I/O), Sheet Entry
		72-FUEL AL L(I/O), Sheet Entry 73-A\L\E\R\T\(I/O))
Warning	Solens.SchDoc	Nets Wire 12C2 SCL has multiple names (Net Label 12C2 SCL, Net Label
		PERIPH_SCL,Sheet Entry Z1-PERIPH_SCL(I/O),Sheet Entry Z2-SCL(I/O),Sheet Entry
		Z3-SCL(I/O))
Warning	Solens.SchDoc	Nets Wire 12C2_SDA has multiple names (Net Label 12C2_SDA,Net Label
		PERIPH_SDA,Sheet Entry Z1-PERIPH_SDA(I/O),Sheet Entry Z2-SDA(I/O),Sheet Entry
		Z3-SDA(I/O))
Warning	Solens.SchDoc	Nets Wire PERIPH_ALERT has multiple names (Sheet Entry Z1-PERIPH_ALERT(I/O), Sheet
		Entry Z2-FUEL AL L(I/O), Sheet Entry Z3-A\L\E\R\T\(I/O))
Warning	Solens.SchDoc	Nets Wire PERIPH_SCL has multiple names (Sheet Entry Z1-PERIPH_SCL(I/O), Sheet Entry
		Z2-SCL(I/O), Sheet Entry Z3-SCL(I/O))
Warning	Solens.SchDoc	Nets Wire PERIPH_SDA has multiple names (Sheet Entry Z1-PERIPH_SDA(I/O), Sheet Entry
		Z2-SDA(I/O), Sheet Entry Z3-SDA(I/O))
Warning	Solens.SchDoc	Nets Wire PWR_CHRG_L has multiple names (Net Label PWR_CHRG_L,Sheet Entry
		Z1-PV_CHRG_L(Input), Sheet Entry_Z2-PV_CHRG_L(Output))
Warning	Solens.SchDoc	Nets Wire PWR_FAULT_L has multiple names (Net Label PWR_FAULT_L, Sheet Entry
		Z1-PV_FAULT_L(Input), Sheet Entry_Z2-PV_FAULT_L(Output))

Monday 24 Apr 2017 2:09:40 PN Page 1 of i

## **Design Rules Verification Report**

Filename: C:\Users\akyo9778\Documents\solenshardware\Altium\Solens\Solens.PcbDoc

Warnings 4 Rule Violations 4

	Warnings	
ſ	Unplated multi-layer pad(s) detected	4
ſ	Total	4

Rule Violations	
Room Z6 (Bounding Region = (6533.072mil, 6040.945mil, 7911.024mil, 7306.299mil)	0
Width Constraint (Min=8mil) (Max=120mil) (Preferred=8mil) (InComponent('MTGH*'))	0
Short-Circuit Constraint (Allowed=Yes) (InComponent('MTGH*') And (IsFill Or IsPad Or IsTrack)), (InComponent('MTG*')	0
Short-Circuit Constraint (Allowed=Yes) (InComponent('SJ*') And (IsFill Or IsPad Or IsTrack)), (InComponent('SJ*') And	0
Clearance Constraint (Gap=0mil) (InComponent('SJ*') And (IsFill Or IsPad Or IsTrack)),(InComponent('SJ*') And (IsFill	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Net Antennae (Tolerance=0mil) (All)	0
Silk to Silk (Clearance=5mil) (All),(All)	0
Silk To Solder Mask (Clearance=2mil) (IsPad),(All)	0
Hole To Hole Clearance (Gap=10mil) (All),(All)	0
Hole Size Constraint (Min=8mil) (Max=250mil) (All)	0
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)	0
Component Clearance Constraint ( Horizontal Gap = 1mil, Vertical Gap = 10mil ) (All),(All)	0
Width Constraint (Min=7mil) (Max=12mil) (Preferred=8mil) (All)	0
Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4)	0
Clearance Constraint (Gap=8mil) (All),(All)	0
Un-Routed Net Constraint ( (All) )	4
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Width Constraint (Min=8mil) (Max=64mil) (Preferred=8mil) (InNetClass('PWR'))	0
Width Constraint (Min=8mil) (Max=64mil) (Preferred=8mil) (InNetClass('HVY'))	0
Component Clearance Constraint ( Horizontal Gap = 0mil, Vertical Gap = 0mil )	0
Component Clearance Constraint ( Horizontal Gap = 0mil, Vertical Gap = 0mil )	0
Room Z7 (Bounding Region = (5794.882mil, 7369.685mil, 7911.024mil, 8698.424mil)	0
Room Z1 (Bounding Region = (2300.787mil, 7664.961mil, 4416.929mil, 8698.425mil)	0
Room Z2 (Bounding Region = (4416.929mil, 8058.661mil, 5794.882mil, 8698.424mil)	0
Total	4

Unplated multi-layer pad(s) detected	
Pad MTGH4-1(3937.008mil, 196.85mil) on Multi-Layer on Net GND	
Pad MTGH3-1(5314.961mil,2559.055mil) on Multi-Layer on Net GND	
Pad MTGH2-1(196.85mil, 2559.055mil) on Multi-Layer on Net GND	
Pad MTGH1-1(196.85mil, 196.85mil) on Multi-Layer on Net GND	

## Un-Routed Net Constraint: Unplated Pad MTGH1-1(196.85mil,196.85mil) on Multi-Layer Un-Routed Net Constraint: Unplated Pad MTGH2-1(196.85mil,2559.055mil) on Multi-Layer Un-Routed Net Constraint: Unplated Pad MTGH3-1(5314.961mil,2559.055mil) on Multi-Layer Un-Routed Net Constraint: Unplated Pad MTGH3-1(3937.008mil,196.85mil) on Multi-Layer

Monday 24 Apr 2017 2:09:48 PN Page 1 of 1