Convolution Block Diagram



Notes

*: For 38-bit adder, sign extend to 38 bits

**: conv_ready is an input. For one channel it's lr_posedge, the orther it's lr_negedge

FSM



Notes:
If multiplier is single cycle, it should work if that multiplier always reports valid
* Depends on the behavior that after a reset the multiplier has an output of 0 that is valid