GigaDevice Semiconductor Inc.

GD32F303xB Arm® Cortex®-M4 32-bit MCU

Datasheet

Revision 1.0

(Jan. 2024)




Table of Contents

Table (of Contents	1
List of	f Figures	4
List of	f Tables	5
1. Ge	eneral description	7
2. De	evice overview	8
2.1.	Device information	8
2.2.	Block diagram	9
2.3.	Pinouts and pin assignment	10
2.4.	Memory map	
2.5.	Clock tree	
2.6.	Pin definitions	
	6.1. GD32F303Vx LQFP100 pin definitions	
_	6.2. GD32F303Rx LQFP64 pin definitions	
2.6	6.3. GD32F303Cx LQFP48/QFN48 pin definitions	
3. Fu	ınctional description	32
3.1.	Arm® Cortex®-M4 core	32
3.2.	On-chip memory	32
3.3.	Clock, reset and supply management	33
3.4.	Boot modes	33
3.5.	Power saving modes	34
3.6.	Analog to digital converter (ADC)	34
3.7.	Digital to analog converter (DAC)	35
3.8.	DMA	35
3.9.	General-purpose inputs/outputs (GPIOs)	35
3.10.	Timers and PWM generation	36
3.11.	Real time clock (RTC)	37
3.12.	` ,	
3.13.	• , ,	
3.14.	,	
3.15.		



3.16.	Universal serial bus full-speed device interface (USBD)	38
3.17.	Controller area network (CAN)	39
3.18.	External memory controller (EXMC)	39
3.19.	Debug mode	39
3.20.	Package and operation temperature	40
4. Ele	ectrical characteristics	41
4.1.	Absolute maximum ratings	41
4.2.	Operating conditions characteristics	41
4.3.	Power consumption	43
4.4.	EMC characteristics	48
4.5.	Power supply supervisor characteristics	50
4.6.	Electrical sensitivity	50
4.7.	External clock characteristics	51
4.8.	Internal clock characteristics	53
4.9.	PLL characteristics	55
4.10.	Memory characteristics	55
4.11.	NRST pin characteristics	56
4.12.	GPIO characteristics	56
4.13.	ADC characteristics	59
4.14.	Temperature sensor characteristics	60
4.15.	DAC characteristics	61
4.16.	I2C characteristics	62
4.17.	SPI characteristics	63
4.18.	I2S characteristics	65
4.19.	USART characteristics	67
4.20.	SDIO characteristics	67
4.21.	CAN characteristics	67
4.22.	USBD characteristics	68
4.23.	EXMC characteristics	69
4.24.	TIMER characteristics	73
4.25.	WDGT characteristics	73
4.26.	Parameter conditions	73





5.	Pac	ckage information	.74
į	5.1.	LQFP100 package outline dimensions	74
į	5.2.	LQFP64 package outline dimensions	76
į	5.3.	LQFP48 package outline dimensions	78
į	5.4.	QFN48 package outline dimensions	80
į	5.5.	Thermal characteristics	82
6.	Ord	dering information	. 84
7.	Rev	vision history	. 85



List of Figures

Figure 2-1. GD32F303xx block diagram	9
Figure 2-2. GD32F303Vx LQFP100 pinouts	10
Figure 2-3. GD32F303Rx LQFP64 pinouts	11
Figure 2-4. GD32F303Cx LQFP48 pinouts	11
Figure 2-5. GD32F303Cx QFN48 pinouts	12
Figure 2-5. GD32F303xx clock tree	17
Figure 4-1. Recommended power supply decoupling capacitors (1)(2)	42
Figure 4-2. Typical supply current consumption in Run mode	48
Figure 4-3. Typical supply current consumption in Sleep mode	
Figure 4-4. Recommended external NRST pin circuit (1)	56
Figure 4-5. I2C bus timing diagram	63
Figure 4-6. SPI timing diagram - master mode	64
Figure 4-7. SPI timing diagram - slave mode	64
Figure 4-8. I2S timing diagram - master mode	66
Figure 4-9. I2S timing diagram - slave mode	66
Figure 4-10. USBD timings: definition of data signal rise and fall time	68
Figure 5-1. LQFP100 package outline	
Figure 5-2. LQFP100 recommended footprint	75
Figure 5-3. LQFP64 package outline	76
Figure 5-4. LQFP64 recommended footprint	77
Figure 5-5. LQFP48 package outline	78
Figure 5-6. LQFP48 recommended footprint	
Figure 5-7. QFN48 package outline	
Figure 5-8. QFN48 recommended footprint	



List of Tables

Table 2-1. GD32F303xB devices features and peripheral list	8
Table 2-2. GD32F303xx memory map	13
Table 2-3. GD32F303Vx LQFP100 pin definitions	18
Table 2-4. GD32F303Rx LQFP64 pin definitions	25
Table 2-5. GD32F303Cx LQFP48/QFN48 pin definitions	29
Table 4-1. Absolute maximum ratings (1) (4)	41
Table 4-2. DC operating conditions	41
Table 4-3. Clock frequency ⁽¹⁾	42
Table 4-4. Operating conditions at Power up/Power down ⁽¹⁾	42
Table 4-5. Start-up timings of Operating conditions(1)(2)(3)	42
Table 4-6. Power saving mode wakeup timings characteristics (1)(2)	43
Table 4-7. Power consumption characteristics (2)(3)(4)(5)(6)	43
Table 4-8. EMS characteristics ⁽¹⁾	49
Table 4-9. EMI characteristics ⁽¹⁾	49
Table 4-10. Power supply supervisor characteristics	50
Table 4-11. ESD characteristics ⁽¹⁾	51
Table 4-12. Static latch-up characteristics(1)	51
Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteris	tics 51
Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)	51
Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characterist	i cs 52
Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)	53
Table 4-17. High speed internal clock (IRC8M) characteristics	53
Table 4-18. Low speed internal clock (IRC40K) characteristics	54
Table 4-19. High speed internal clock (IRC48M) characteristics	54
Table 4-20. PLL characteristics	
Table 4-21. Flash memory characteristics ⁽¹⁾	55
Table 4-22. NRST pin characteristics	
Table 4-23. I/O port DC characteristics ⁽¹⁾⁽³⁾	
Table 4-24. I/O port AC characteristics (1)(2)(4)(5)	58
Table 4-25. ADC characteristics	59
Table 4-26. ADC R _{AIN max} for f _{ADC} = 40 MHz	
Table 4-27. ADC dynamic accuracy at f _{ADC} = 14 MHz ⁽¹⁾	
Table 4-28. ADC dynamic accuracy at f _{ADC} = 40 MHz ⁽¹⁾	60
Table 4-29. ADC static accuracy at f _{ADC} = 14 MHz ⁽¹⁾	
Table 4-30. Temperature sensor characteristics ⁽¹⁾	60
Table 4-31. DAC characteristics	
Table 4-32. I2C characteristics ⁽¹⁾⁽²⁾	
Table 4-33. Standard SPI characteristics ⁽¹⁾	
Table 4-34. I2S characteristics ⁽¹⁾⁽²⁾	
Table 4-35. USART characteristics ⁽¹⁾	67





Table 4-36. SDIO characteristics ⁽¹⁾⁽²⁾	67
Table 4-37. USBD start up time	68
Table 4-38. USBD DC electrical characteristics	
Table 4-39. USBD full speed-electrical characteristics ⁽¹⁾	68
Table 4-40. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings (1)(2)(3)	69
Table 4-41. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings (1)(2)(3)	69
Table 4-42. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)	
Table 4-43. Asynchronous multiplexed PSRAM/NOR write timings (1)(2)(3)	70
Table 4-44. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3)	71
Table 4-45. Synchronous multiplexed PSRAM write timings(1)(2)(3)	71
Table 4-46. Synchronous non-multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾	72
Table 4-47. Synchronous non-multiplexed PSRAM write timings ⁽¹⁾⁽²⁾⁽³⁾	
Table 4-48. TIMER characteristics ⁽¹⁾	73
Table 4-49. FWDGT min/max timeout period at 40 kHz (IRC40K) ⁽¹⁾	73
Table 4-50. WWDGT min-max timeout value at 60 MHz (f _{PCLK1}) ⁽¹⁾	
Table 5-1. LQFP100 package dimensions	74
Table 5-2. LQFP64 package dimensions	
Table 5-3. LQFP48 package dimensions	78
Table 5-4. QFN48 package dimensions	80
Table 5-5. Package thermal characteristics ⁽¹⁾	82
Table 6-1. Part ordering code for GD32F303xB devices	84
Table 7-1. Revision history	85



1. General description

The GD32F303xB device belongs to the mainstream line of GD32 MCU Family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features implements a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a Memory Protection Unit (MPU) and powerful trace technology for enhanced application security and advanced debug support.

The GD32F303xB device incorporates the Arm® Cortex®-M4 32-bit processor core operating at 120 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 128 KB on-chip Flash memory and 32 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2.6 MSPS ADCs, two 12-bit DACs, up to four general 16-bit timers, two 16-bit PWM advanced timers, and two 16-bit basic timers, as well as standard and advanced communication interfaces: up to three SPIs, two I2Cs, three USARTs and two UARTs, two I2Ss, a USBD, a CAN.

The device operates from a 2.6 to 3.6 V power supply and available in -40°C to +85°C temperature range for grade 6 devices. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make GD32F303xB devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, motor drives, consumer and handheld equipment, human machine interface, security and alarm systems, POS, automotive navigation, IoT and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32F303xB devices features and peripheral list

Part Number		2F3U3XB devices		F303xB	
		CBT6/CBT7	CBU6	RBT6	VBT6
	Code area (KB)	128	128	128	128
Flash	Data area (KB)	0	0	0	0
	Total (KB)	128	128	128	128
~	SRAM (KB)	32	32	32	32
	General	4	4	4	4
	Advanced timer(16-bit)	1	(1-4) 1 (0)	(1-4)	(1-4)
Timers	Basic timer(16-bit)	2	2 (5-6)	2 (5-6)	2 (5-6)
	SysTick	1	1	1	1
	Watchdog	2	2	2	2
	RTC	1	1	1	1
	USART	3 (0-2)	3 (0-2)	3	3 (0-2)
	UART	0	0	2	2 (3-4)
tivity	I2C	2	2	2	2
Connectivity	SPI/I2S	3/2 (0-2)/(1-2)	3/2	3/2	3/2
	SDIO	0	0	0	0
	CAN	1	1	1	1
	USBD	1	1	1	1
GPIO		37	37	51	80
EXMC		0	0	0	1
EXTI		16	16	16	16
ΑD	C Unit (CHs)	3(10)	3(10)	3(16)	3(16)
	DAC	2	2	2	2
	Package	LQFP48	QFN48	LQFP64	LQFP100



2.2. Block diagram

SW/JTAG TPIU POR/PDR Flash Flash Memory Controller PLL Fmax:120MHz ARM Cortex-M4 IBus Memory Processor Fmax:120MHz LDO SDIO CRC RCU 1.2V AHB: NVIC AHB Peripherals Fmax = 1 IRC 8MHz DMA0 7chs SRAM SRAM Controller 120MHz HXTAL 4-32MHz DMA1 5chs AHB to APB AHB to APB Bridge1 Bridge2 EXMC LVD Interrput request Powered By VDDA CAN0 USART0 WWDGT SPI0 12-bit TIMER1~3 SAR ADC ADC0~2 Powered By VDDA EXTI USART1~2 GPIOA 12C0 ĞPIOB 12C1 **GPIOC** USBD **GPIOD** FWDGT **GPIOE** RTC **GPIOF** DAC **GPIOG** TIMER0 TIMER4~6 TIMER7 UART3~4 TIMER8~10 TIMER <u>11~</u>13

Figure 2-1. GD32F303xx block diagram

СТС



2.3. Pinouts and pin assignment

Figure 2-2. GD32F303Vx LQFP100 pinouts






Figure 2-3. GD32F303Rx LQFP64 pinouts




Figure 2-4. GD32F303Cx LQFP48 pinouts







Figure 2-5. GD32F303Cx QFN48 pinouts






2.4. Memory map

Table 2-2. GD32F303xx memory map

Pre-defined Bus		Address	Peripherals	
Regions				
External device		0xA000 0000 - 0xA000 0FFF	EXMC - SWREG	
	AHB3	0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD	
External RAM		0x7000 0000 - 0x8FFF FFFF	EXMC - NAND	
		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM	
		0x5000 0000 - 0x5003 FFFF	Reserved	
		0x4008 0000 - 0x4FFF FFFF	Reserved	
		0x4004 0000 - 0x4007 FFFF	Reserved	
		0x4002 BC00 - 0x4003 FFFF	Reserved	
		0x4002 B000 - 0x4002 BBFF	Reserved	
		0x4002 A000 - 0x4002 AFFF	Reserved	
		0x4002 8000 - 0x4002 9FFF	Reserved	
		0x4002 6800 - 0x4002 7FFF	Reserved	
		0x4002 6400 - 0x4002 67FF	Reserved	
		0x4002 6000 - 0x4002 63FF	Reserved	
		0x4002 5000 - 0x4002 5FFF	Reserved	
	AHB1	0x4002 4000 - 0x4002 4FFF	Reserved	
		0x4002 3C00 - 0x4002 3FFF	Reserved	
		0x4002 3800 - 0x4002 3BFF	Reserved	
		0x4002 3400 - 0x4002 37FF	Reserved	
		0x4002 3000 - 0x4002 33FF	CRC	
Peripheral		0x4002 2C00 - 0x4002 2FFF	Reserved	
		0x4002 2800 - 0x4002 2BFF	Reserved	
		0x4002 2400 - 0x4002 27FF	Reserved	
		0x4002 2000 - 0x4002 23FF	FMC	
		0x4002 1C00 - 0x4002 1FFF	Reserved	
		0x4002 1800 - 0x4002 1BFF	Reserved	
		0x4002 1400 - 0x4002 17FF	Reserved	
		0x4002 1000 - 0x4002 13FF	RCU	
		0x4002 0C00 - 0x4002 0FFF	Reserved	
		0x4002 0800 - 0x4002 0BFF	Reserved	
		0x4002 0400 - 0x4002 07FF	DMA1	
		0x4002 0000 - 0x4002 03FF	DMA0	
		0x4001 8400 - 0x4001 FFFF	Reserved	
		0x4001 8000 - 0x4001 83FF	SDIO	
		0x4001 7C00 - 0x4001 7FFF	Reserved	
	APB2	0x4001 7800 - 0x4001 7BFF	Reserved	
	, <u>D</u> 2	0x4001 7400 - 0x4001 77FF	Reserved	
		0A4001 7400 3 0A4001 7717F	Neserveu	





Pre-defined Building			Dowin house
Regions Bus		Address	Peripherals
		0x4001 7000 - 0x4001 73FF	Reserved
		0x4001 6C00 - 0x4001 6FFF	Reserved
		0x4001 6800 - 0x4001 6BFF	Reserved
		0x4001 5C00 - 0x4001 67FF	Reserved
		0x4001 5800 - 0x4001 5BFF	Reserved
		0x4001 5400 - 0x4001 57FF	TIMER10
		0x4001 5000 - 0x4001 53FF	TIMER9
		0x4001 4C00 - 0x4001 4FFF	TIMER8
		0x4001 4800 - 0x4001 4BFF	Reserved
		0x4001 4400 - 0x4001 47FF	Reserved
		0x4001 4000 - 0x4001 43FF	Reserved
		0x4001 3C00 - 0x4001 3FFF	ADC2
		0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	TIMER7
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	ADC1
		0x4001 2400 - 0x4001 27FF	ADC0
		0x4001 2000 - 0x4001 23FF	GPIOG
		0x4001 1C00 - 0x4001 1FFF	GPIOF
		0x4001 1800 - 0x4001 1BFF	GPIOE
		0x4001 1400 - 0x4001 17FF	GPIOD
		0x4001 1000 - 0x4001 13FF	GPIOC
		0x4001 0C00 - 0x4001 0FFF	GPIOB
		0x4001 0800 - 0x4001 0BFF	GPIOA
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	AFIO
		0x4000 CC00 - 0x4000 FFFF	Reserved
		0x4000 C800 - 0x4000 CBFF	СТС
		0x4000 C400 - 0x4000 C7FF	Reserved
		0x4000 C000 - 0x4000 C3FF	Reserved
		0x4000 8000 - 0x4000 BFFF	Reserved
	A D.D. 4	0x4000 7C00 - 0x4000 7FFF	Reserved
	APB1	0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	ВКР
		0x4000 6800 - 0x4000 6BFF	Reserved
		0x4000 6400 - 0x4000 67FF	CAN0





Pre-defined			
Regions	Bus	Address	Peripherals
		04000 0000 04000 0000	Shared USBD/CAN SRAM 512
		0x4000 6000 - 0x4000 63FF	bytes
		0x4000 5C00 - 0x4000 5FFF	USBD
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2007 0000 - 0x3FFF FFFF	Reserved
		0x2006 0000 - 0x2006 FFFF	Reserved
SRAM	AHB	0x2003 0000 - 0x2005 FFFF	Reserved
		0x2001 8000 - 0x2002 FFFF	Reserved
		0x2000 0000 - 0x2001 7FFF	SRAM
		0x1FFF F810 - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF F80F	Option Bytes
		0x1FFF F000 - 0x1FFF F7FF	
		0x1FFF C010 - 0x1FFF EFFF	Doot lood
Code	AHB	0x1FFF C000 - 0x1FFF C00F	Boot loader
		0x1FFF B000 - 0x1FFF BFFF	
		0x1FFF 7A10 - 0x1FFF AFFF	Reserved
		0x1FFF 7800 - 0x1FFF 7A0F	Reserved
		0x1FFF 0000 - 0x1FFF 77FF	Reserved




GD32F303xB Datasheet

Pre-defined Regions	Bus	Address	Peripherals
		0x1FFE C010 - 0x1FFE FFFF	Reserved
		0x1FFE C000 - 0x1FFE C00F	Reserved
		0x1001 0000 - 0x1FFE BFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	Reserved
		0x083C 0000 - 0x0FFF FFFF	Reserved
		0x0830 0000 - 0x083B FFFF	Reserved
		0x0800 0000 - 0x082F FFFF	Main Flash
		0x0030 0000 - 0x07FF FFFF	Reserved
		0x0010 0000 - 0x002F FFFF	Alianad to Main Floob on Poot
		0x0002 0000 - 0x000F FFFF	Aliased to Main Flash or Boot loader
		0x0000 0000 - 0x0001 FFFF	ioadei



2.5. Clock tree

Figure 2-6. GD32F303xx clock tree



Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8 M RC oscillators IRC40K: Internal 40 K RC oscillator IRC48M: Internal 48 M RC oscillators



2.6. Pin definitions

2.6.1. GD32F303Vx LQFP100 pin definitions

Table 2-3. GD32F303Vx LQFP100 pin definitions

I ADIC 2-3.	Table 2-3. GD32F303Vx LQFP100 pin definitions				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
PE2	1	I/O	5VT	Default: PE2 Alternate: TRACECK, EXMC_A23	
PE3	2	I/O	5VT	Default: PE3 Alternate: TRACED0, EXMC_A19	
PE4	3	I/O	5VT	Default: PE4 Alternate: TRACED1, EXMC_A20	
PE5	4	I/O	5VT	Default: PE5 Alternate: TRACED2, EXMC_A21 Remap: TIMER8_CH0 ⁽³⁾	
PE6	5	I/O	5VT	Default: PE6 Alternate: TRACED3, EXMC_A22 Remap: TIMER8_CH1 ⁽³⁾	
V _{BAT}	6	Р		Default: V _{BAT}	
PC13- TAMPER- RTC	7	I/O		Default: PC13 Alternate: TAMPER-RTC	
PC14- OSC32IN	8	I/O		Default: PC14 Alternate: OSC32IN	
PC15- OSC32OU T	9	I/O		Default: PC15 Alternate: OSC32OUT	
V _{SS_5}	10	Р		Default: V _{SS_5}	
V_{DD_5}	11	Р		Default: V _{DD_5}	
OSCIN	12	ı		Default: OSCIN Remap: PD0	
OSCOUT	13	0		Default: OSCOUT Remap: PD1	
NRST	14	I/O		Default: NRST	
PC0	15	I/O		Default: PC0 Alternate: ADC012_IN10	
PC1	16	I/O		Default: PC1 Alternate: ADC012_IN11	
PC2	17	I/O		Default: PC2 Alternate: ADC012_IN12	
PC3	18	I/O		Default: PC3	



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: ADC012_IN13
V_{SSA}	19	Р		Default: V _{SSA}
V _{REF} -	20	Р		Default: V _{REF} -
V _{REF+}	21	Р		Default: V _{REF+}
V_{DDA}	22	Р		Default: V _{DDA}
PA0-WKUP	23	I/O		Default: PA0 Alternate: WKUP, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
PA1	24	I/O		Default: PA1 Alternate: USART1_RTS, ADC012_IN1, TIMER1_CH1, TIMER4_CH1
PA2	25	I/O		Default: PA2 Alternate: USART1_TX, ADC012_IN2, TIMER1_CH2, TIMER4_CH2, TIMER8_CH0 ⁽³⁾ , SPI0_IO2
PA3	26	I/O		Default: PA3 Alternate: USART1_RX, ADC012_IN3, TIMER1_CH3, TIMER4_CH3, TIMER8_CH1 ⁽³⁾ , SPI0_IO3
V _{SS_4}	27	Р		Default: V _{SS_4}
V_{DD_4}	28	Р		Default: V _{DD_4}
PA4	29	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap: SPI2_NSS, I2S2_WS
PA5	30	I/O		Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	31	I/O		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER7_BRKIN, TIMER12_CH0 ⁽³⁾ Remap: TIMER0_BRKIN
PA7	32	I/O		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER7_CH0_ON, TIMER13_CH0 ⁽³⁾ Remap: TIMER0_CH0_ON
PC4	33	I/O		Default: PC4 Alternate: ADC01_IN14
PC5	34	I/O		Default: PC5 Alternate: ADC01_IN15
PB0	35	I/O		Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON Remap: TIMER0_CH1_ON



				ODOZI OOOAD Datasiice
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB1	36	I/O		Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON Remap: TIMER0_CH2_ON
PB2	37	I/O	5VT	Default: PB2, BOOT1
PE7	38	I/O	5VT	Default: PE7 Alternate: EXMC_D4 Remap: TIMER0_ETI
PE8	39	I/O	5VT	Default: PE8 Alternate: EXMC_D5 Remap: TIMER0_CH0_ON
PE9	40	I/O	5VT	Default: PE9 Alternate: EXMC_D6 Remap: TIMER0_CH0
PE10	41	I/O	5VT	Default: PE10 Alternate: EXMC_D7 Remap: TIMER0_CH1_ON
PE11	42	I/O	5VT	Default: PE11 Alternate: EXMC_D8 Remap: TIMER0_CH1
PE12	43	I/O	5VT	Default: PE12 Alternate: EXMC_D9 Remap: TIMER0_CH2_ON
PE13	44	I/O	5VT	Default: PE13 Alternate: EXMC_D10 Remap: TIMER0_CH2
PE14	45	I/O	5VT	Default: PE14 Alternate: EXMC_D11 Remap: TIMER0_CH3
PE15	46	I/O	5VT	Default: PE15 Alternate: EXMC_D12 Remap: TIMER0_BRKIN
PB10	47	I/O	5VT	Default: PB10 Alternate: I2C1_SCL, USART2_TX Remap: TIMER1_CH2
PB11	48	I/O	5VT	Default: PB11 Alternate: I2C1_SDA, USART2_RX Remap: TIMER1_CH3
V _{SS_1}	49	Р		Default: V _{SS_1}
V_{DD_1}	50	Р		Default: V _{DD_1}
PB12	51	I/O	5VT	Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, I2S1_WS



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB13	52	I/O	5VT	Default: PB13 Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK
PB14	53	I/O	5VT	Default: PB14 Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽³⁾
PB15	54	I/O	5VT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽³⁾
PD8	55	I/O	5VT	Default: PD8 Alternate: EXMC_D13 Remap: USART2_TX
PD9	56	I/O	5VT	Default: PD9 Alternate: EXMC_D14 Remap: USART2_RX
PD10	57	I/O	5VT	Default: PD10 Alternate: EXMC_D15 Remap: USART2_CK
PD11	58	I/O	5VT	Default: PD11 Alternate: EXMC_A16 Remap: USART2_CTS
PD12	59	I/O	5VT	Default: PD12 Alternate: EXMC_A17 Remap: TIMER3_CH0, USART2_RTS
PD13	60	I/O	5VT	Default: PD13 Alternate: EXMC_A18 Remap: TIMER3_CH1
PD14	61	I/O	5VT	Default: PD14 Alternate: EXMC_D0 Remap: TIMER3_CH2
PD15	62	I/O	5VT	Default: PD15 Alternate: EXMC_D1 Remap: TIMER3_CH3, CTC_SYNC
PC6	63	I/O	5VT	Default: PC6 Alternate: I2S1_MCK, TIMER7_CH0, SDIO_D6 ⁽⁴⁾ Remap: TIMER2_CH0
PC7	64	I/O	5VT	Default: PC7 Alternate: I2S2_MCK, TIMER7_CH1, SDIO_D7 ⁽⁴⁾ Remap: TIMER2_CH1
PC8	65	I/O	5VT	Default: PC8 Alternate: TIMER7_CH2, SDIO_D0 ⁽⁴⁾ Remap: TIMER2_CH2
PC9	66	I/O	5VT	Default: PC9



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER7_CH3, SDIO_D1 ⁽⁴⁾
PA8	67	I/O	5VT	Remap: TIMER2_CH3 Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, CTC_SYNC
PA9	68	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1
PA10	69	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2
PA11	70	I/O	5VT	Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3
PA12	71	I/O	5VT	Default: PA12 Alternate: USART0_RTS, CAN0_TX, TIMER0_ETI, USBDP
PA13	72	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
NC	73	-		-
V _{SS_2}	74	Р		Default: V _{SS 2}
V_{DD_2}	75	Р		Default: V _{DD_2}
PA14	76	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	77	I/O	5VT	Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	78	I/O	5VT	Default: PC10 Alternate: UART3_TX, SDIO_D2 ⁽⁴⁾ Remap: USART2_TX, SPI2_SCK, I2S2_CK
PC11	79	I/O	5VT	Default: PC11 Alternate: UART3_RX, SDIO_D3 ⁽⁴⁾ Remap: USART2_RX, SPI2_MISO
PC12	80	I/O	5VT	Default: PC12 Alternate: UART4_TX, SDIO_CK ⁽⁴⁾ Remap: USART2_CK, SPI2_MOSI, I2S2_SD
PD0	81	I/O	5VT	Default: PD0 Alternate: EXMC_D2 Remap: CAN0_RX
PD1	82	I/O	5VT	Default: PD1 Alternate: EXMC_D3 Remap: CAN0_TX
PD2	83	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, SDIO_CMD ⁽⁴⁾ , UART4_RX



_				02 02: 000M2 2 0M0.01100
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PD3	84	I/O	5VT	Default: PD3 Alternate: EXMC_CLK Remap: USART1 CTS
PD4	85	I/O	5VT	Default: PD4 Alternate: EXMC_NOE Remap: USART1_RTS
PD5	86	I/O	5VT	Default: PD5 Alternate: EXMC_NWE Remap: USART1_TX
PD6	87	I/O	5VT	Default: PD6 Alternate: EXMC_NWAIT Remap: USART1_RX
PD7	88	I/O	5VT	Default: PD7 Alternate: EXMC_NE0, EXMC_NCE1 Remap: USART1_CK
PB3	89	I/O	5VT	Default: JTDO Alternate: SPI2_SCK, I2S2_CK Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
PB4	90	I/O	5VT	Default: NJTRST Alternate: SPI2_MISO Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	91	I/O		Default: PB5 Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD Remap: TIMER2_CH1, SPI0_MOSI
PB6	92	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, SPI0_IO2
PB7	93	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, TIMER3_CH1, EXMC_NADV Remap: USART0_RX, SPI0_IO3
воото	94	ı		Default: BOOT0
PB8	95	I/O	5VT	Default: PB8 Alternate: TIMER3_CH2, SDIO_D4 ⁽⁴⁾ , TIMER9_CH0 ⁽³⁾ Remap: I2C0_SCL, CAN0_RX
PB9	96	I/O	5VT	Default: PB9 Alternate: TIMER3_CH3, SDIO_D5 ⁽⁴⁾ , TIMER10_CH0 ⁽³⁾ Remap: I2C0_SDA, CAN0_TX
PE0	97	I/O	5VT	Default: PE0 Alternate: TIMER3_ETI, EXMC_NBL0
PE1	98	I/O	5VT	Default: PE1 Alternate: EXMC_NBL1
V _{SS_3}	99	Р		Default: V _{SS_3}



GD32F303xB Datasheet

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{DD_3}	100	Р		Default: V _{DD_3}

Notes:

(1) Type: I = input, O = output, P = power.

(2)I/O Level: 5VT = 5 V tolerant.

(3) Functions are available in GD32F303VG/I/K devices.

(4)Functions cannot be available in GD32F303VB devices.



2.6.2. GD32F303Rx LQFP64 pin definitions

Table 2-4. GD32F303Rx LQFP64 pin definitions

		JUJIKA EQI		
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{BAT}	1	Р		Default: V _{BAT}
PC13- TAMPER- RTC	2	I/O		Default: PC13 Alternate: TAMPER-RTC
PC14- OSC32IN	3	I/O		Default: PC14 Alternate: OSC32IN
PC15- OSC32OU T	4	I/O		Default: PC15 Alternate: OSC32OUT
OSCIN	5	I		Default: OSCIN Remap: PD0 ⁽⁴⁾
OSCOUT	6	0		Default: OSCOUT Remap: PD1 ⁽⁴⁾
NRST	7	I/O		Default: NRST
PC0	8	I/O		Default: PC0 Alternate: ADC012_IN10
PC1	9	I/O		Default: PC1 Alternate: ADC012_IN11
PC2	10	I/O		Default: PC2 Alternate: ADC012_IN12
PC3	11	I/O		Default: PC3 Alternate: ADC012_IN13
V _{SSA}	12	Р		Default: V _{SSA}
V_{DDA}	13	Р		Default: V _{DDA}
PA0-WKUP	14	I/O		Default: PA0 Alternate: WKUP, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
PA1	15	I/O		Default: PA1 Alternate: USART1_RTS, ADC012_IN1, TIMER1_CH1, TIMER4_CH1
PA2	16	I/O		Default: PA2 Alternate: USART1_TX, ADC012_IN2, TIMER1_CH2, TIMER4_CH2, TIMER8_CH0 ⁽³⁾ , SPI0_IO2
PA3	17	I/O		Default: PA3 Alternate: USART1_RX, ADC012_IN3, TIMER1_CH3, TIMER4_CH3, TIMER8_CH1 ⁽³⁾ , SPI0_IO3
V_{SS_4}	18	Р		Default: V _{SS_4}



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{DD_4}	19	Р		Default: V _{DD_4}
PA4	20	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap:SPI2_NSS, I2S2_WS
PA5	21	I/O		Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	22	I/O		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER7_BRKIN, TIMER12_CH0 ⁽³⁾ Remap: TIMER0_BRKIN
PA7	23	I/O		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER7_CH0_ON, TIMER13_CH0 ⁽³⁾ Remap: TIMER0_CH0_ON
PC4	24	I/O		Default: PC4 Alternate: ADC01_IN14
PC5	25	I/O		Default: PC5 Alternate: ADC01_IN15
PB0	26	I/O		Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON Remap: TIMER0_CH1_ON
PB1	27	I/O		Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON Remap: TIMER0_CH2_ON
PB2	28	I/O	5VT	Default: PB2, BOOT1
PB10	29	I/O	5VT	Default: PB10 Alternate: I2C1_SCL, USART2_TX Remap: TIMER1_CH2
PB11	30	I/O	5VT	Default: PB11 Alternate: I2C1_SDA, USART2_RX Remap: TIMER1_CH3
V _{SS_1}	31	Р		Default: V _{SS_1}
V_{DD_1}	32	Р		Default: V _{DD_1}
PB12	33	I/O	5VT	Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, I2S1_WS
PB13	34	I/O	5VT	Default: PB13 Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK



_				ODOZI JOOND Datasiice
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB14	35	I/O	5VT	Default: PB14 Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽³⁾
PB15	36	I/O	5VT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽³⁾
PC6	37	I/O	5VT	Default: PC6 Alternate: I2S1_MCK, TIMER7_CH0, SDIO_D6 ⁽⁵⁾ Remap: TIMER2_CH0
PC7	38	I/O	5VT	Default: PC7 Alternate: I2S2_MCK, TIMER7_CH1, SDIO_D7 ⁽⁵⁾ Remap: TIMER2_CH1
PC8	39	I/O	5VT	Default: PC8 Alternate: TIMER7_CH2, SDIO_D0 ⁽⁵⁾ Remap: TIMER2_CH2
PC9	40	I/O	5VT	Default: PC9 Alternate: TIMER7_CH3, SDIO_D1 ⁽⁵⁾ Remap: TIMER2_CH3
PA8	41	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, CTC_SYNC
PA9	42	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1
PA10	43	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2
PA11	44	I/O	5VT	Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3
PA12	45	I/O	5VT	Default: PA12 Alternate: USART0_RTS, CAN0_TX, TIMER0_ETI, USBDP
PA13	46	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
V _{SS_2}	47	Р		Default: V _{SS 2}
V _{DD_2}	48	Р		Default: V _{DD_2}
PA14	49	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	50	I/O	5VT	Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	51	I/O	5VT	Default: PC10 Alternate: UART3_TX, SDIO_D2 ⁽⁵⁾



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Remap: USART2_TX, SPI2_SCK, I2S2_CK
PC11	52	I/O	5VT	Default: PC11 Alternate: UART3_RX, SDIO_D3 ⁽⁵⁾ Remap: USART2_RX, SPI2_MISO
PC12	53	I/O	5VT	Default: PC12 Alternate: UART4_TX, SDIO_CK ⁽⁵⁾ Remap: USART2_CK, SPI2_MOSI, I2S2_SD
PD2	54	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, SDIO_CMD ⁽⁵⁾ , UART4_RX
PB3	55	I/O	5VT	Default: JTDO Alternate:SPI2_SCK, I2S2_CK Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
PB4	56	I/O	5VT	Default: NJTRST Alternate: SPI2_MISO Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	57	I/O		Default: PB5 Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD Remap: TIMER2_CH1, SPI0_MOSI
PB6	58	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, SPI0_IO2
PB7	59	I/O	5VT	Default: PB7 Alternate: I2C0_SDA , TIMER3_CH1 Remap: USART0_RX, SPI0_IO3
воото	60	I		Default: BOOT0
PB8	61	I/O	5VT	Default: PB8 Alternate: TIMER3_CH2, SDIO_D4 ⁽⁵⁾ , TIMER9_CH0 ⁽³⁾ Remap: I2C0_SCL, CAN0_RX
PB9	62	I/O	5VT	Default: PB9 Alternate: TIMER3_CH3, SDIO_D5 ⁽⁵⁾ , TIMER10_CH0 ⁽³⁾ Remap: I2C0_SDA, CAN0_TX
V _{SS_3}	63	Р		Default: V _{SS_3}
V _{DD_3}	64	Р		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2)I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available in GD32F303RG/I/K devices.
- (4)PD0/PD1 cannot be used for EXTI in this package.
- (5) Functions cannot be available in GD32F303RB devices.



2.6.3. GD32F303Cx LQFP48/QFN48 pin definitions

Table 2-5. GD32F303Cx LQFP48/QFN48 pin definitions

		_		N40 pm deminions
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{BAT}	1	Р		Default: V _{BAT}
PC13- TAMPER- RTC	2	I/O		Default: PC13 Alternate: TAMPER-RTC
PC14- OSC32IN	3	I/O		Default: PC14 Alternate: OSC32IN
PC15- OSC32OU T	4	I/O		Default: PC15 Alternate: OSC32OUT
OSCIN	5	I		Default: OSCIN Remap: PD0 ⁽⁴⁾
OSCOUT	6	0		Default: OSCOUT Remap: PD1 ⁽⁴⁾
NRST	7	I/O		Default: NRST
V _{SSA}	8	Р		Default: V _{SSA}
V _{DDA}	9	Р		Default: V _{DDA}
PA0-WKUP	10	I/O		Default: PA0 Alternate: WKUP, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0
PA1	11	I/O		Default: PA1 Alternate: USART1_RTS, ADC012_IN1, TIMER1_CH1, TIMER4_CH1
PA2	12	I/O		Default: PA2 Alternate: USART1_TX, ADC012_IN2, TIMER1_CH2, TIMER4_CH2, TIMER8_CH0 ⁽³⁾ , SPI0_IO2
PA3	13	I/O		Default: PA3 Alternate: USART1_RX, ADC012_IN3, TIMER1_CH3, TIMER4_CH3, TIMER8_CH1 ⁽³⁾ , SPI0_IO3
PA4	14	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap:SPI2_NSS, I2S2_WS
PA5	15	I/O		Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	16	I/O		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER12_CH0 ⁽³⁾ Remap: TIMER0_BRKIN



				ODOZI OOOND DataSiicc
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA7	17	I/O		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER13_CH0 ⁽³⁾ Remap: TIMER0_CH0_ON
PB0	18	I/O		Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2 Remap: TIMER0_CH1_ON
PB1	19	I/O		Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3 Remap: TIMER0_CH2_ON
PB2	20	I/O	5VT	Default: PB2, BOOT1
PB10	21	I/O	5VT	Default: PB10 Alternate: I2C1_SCL, USART2_TX Remap: TIMER1_CH2
PB11	22	I/O	5VT	Default: PB11 Alternate: I2C1_SDA, USART2_RX Remap: TIMER1_CH3
V _{SS_1}	23	Р		Default: V _{SS_1}
V_{DD_1}	24	Р		Default: V _{DD_1}
PB12	25	I/O	5VT	Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, I2S1_WS
PB13	26	I/O	5VT	Default: PB13 Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK
PB14	27	I/O	5VT	Default: PB14 Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽³⁾
PB15	28	I/O	5VT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽³⁾
PA8	29	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, CTC_SYNC
PA9	30	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1
PA10	31	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2
PA11	32	I/O	5VT	Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3
PA12	33	I/O	5VT	Default: PA12 Alternate: USART0_RTS, CAN0_TX, TIMER0_ETI,



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				USBDP
PA13	34	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
V _{SS_2}	35	Р		Default: V _{SS_2}
V_{DD_2}	36	Р		Default: V _{DD_2}
PA14	37	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	38	I/O	5VT	Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PB3	39	I/O	5VT	Default: JTDO Alternate:SPI2_SCK, I2S2_CK Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
PB4	40	I/O	5VT	Default: NJTRST Alternate: SPI2_MISO Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	41	I/O		Default: PB5 Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD Remap: TIMER2_CH1, SPI0_MOSI
PB6	42	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, SPI0_IO2
PB7	43	I/O	5VT	Default: PB7 Alternate: I2C0_SDA , TIMER3_CH1 Remap: USART0_RX, SPI0_IO3
воото	44	I		Default: BOOT0
PB8	45	I/O	5VT	Default: PB8 Alternate: TIMER3_CH2, TIMER9_CH0 ⁽³⁾ Remap: I2C0_SCL, CAN0_RX
PB9	46	I/O	5VT	Default: PB9 Alternate: TIMER3_CH3, TIMER10_CH0 ⁽³⁾ Remap: I2C0_SDA, CAN0_TX
V _{SS_3}	47	Р		Default: V _{SS_3}
V _{DD_3}	48	Р		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2)I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available in GD32F303CG devices.
- (4)PD0/PD1 cannot be used for EXTI in this package.



3. Functional description

3.1. Arm[®] Cortex[®]-M4 core

The Arm® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring floating point operations, memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit Arm® Cortex®-M4 processor core

- Up to 120 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the Armv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, System bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)
- Floating Point Unit (FPU)

3.2. On-chip memory

- Up to 128 Kbytes of Flash memory, including code Flash and data Flash
- Up to 32 KB of SRAM

The Arm® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 128 Kbytes of inner flash at most, which includes code Flash that available for storing programs and data, and accessed (R/W) at CPU clock speed with zero wait states. An extra data Flash is also included for storing data mainly. *Table 2-2. GD32F303xx memory map* shows the memory of the GD32F303xx series of



devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 40 kHz RC calibrated oscillator and external 32.768 kHz crystal oscillator
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the two AHB domains are 120 MHz The maximum frequency of the two APB domains including APB1 is 60 MHz and APB2 is 120 MHz See <u>Figure 2-6.</u>
<u>GD32F303xx clock tree</u> for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from/down to 2.6 V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), if devices are GD32F303C/R/V/ZG or GD32F303R/V/ZI or GD32F303V/ZK, USART1 (PA2 and PA3) is also available for boot functions. It also can be used to transfer and update the Flash memory



code, the data and the vector table sections. In default condition, boot from bank0 of Flash memory is selected. It also supports to boot from bank1 of Flash memory by setting a bit in option bytes.

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ **Deep-sleep** mode

In deep-sleep mode, all clocks in the 1.2 V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, and USB wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC, the FWDG reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.6 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

Up to three 12-bit 2.6 MSPS multi-channel ADCs are integrated in the device. It has a total of 18 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}), and 1 channel for internal reference voltage (V_{REFINT}). The input voltage range is between 2.6 V and 3.6 V. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.



The ADC can be triggered from the events generated by the general level 0 timers (TIMERx) and the advanced timers (TIMER0 and TIMER7) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7. Digital to analog converter (DAC)

- Two 12-bit DACs with independent output channels
- 8-bit or 12-bit mode in conjunction with the DMA controller

The two 12-bit buffered DACs are used to generate variable analog outputs. The DAC channels can be triggered by the timer or EXTI with DMA support. In dual DAC channel operation, conversions could be done independently or simultaneously. The maximum output value of the DAC is V_{REF+}.

3.8. DMA

- 7 channel DMA0 controller and 5 channel DMA1 controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, DAC, I2S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9. General-purpose inputs/outputs (GPIOs)

- Up to 80 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 80 general purpose I/O pins (GPIO) in GD32F303xB, named PA0 \sim PA15 and PB0 \sim PB15, PC0 \sim PC15, PD0 \sim PD15, PE0 \sim PE15 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral



alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10. Timers and PWM generation

- Two 16-bit advanced timer (TIMER0 & TIMER7), four 16-bit general timers (TIMER1 ~ TIMER4), and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (Free watchdog timer and window watchdog timer)

The advanced timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 ~ TIMER4 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 & TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F303xB have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler, It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.



The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC)

- 32-bit up-counter with a programmable 20-bit prescaler
- Alarm function
- Interrupt and wakeup event

The real time clock is an independent timer which provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and an expected interrupt. The RTC features a 32-bit programmable counterfor long-term measurement using the compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz from external crystal oscillator.

3.12. Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides several data transfer rates of up to 100 kHz in standard mode, up to 400 kHz in the fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad-SPI configuration available in master mode (only in SPI0)



The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPI0.

3.14. Universal synchronous asynchronous receiver transmitter (USART)

- Up to three USARTs and two UARTs with operating frequency up to 7.5M Bits/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- USARTs support ISO 7816-3 compliant smart card interface

The USART (USART0, USART1 and USART2) and UART (UART3 & UART4) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication except UART4.

3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 kHz to 192 kHz
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F303xB contain two I2S-bus interfaces that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequency from 8 kHz to 192 kHz is supported.

3.16. Universal serial bus full-speed device interface (USBD)

- One full-speed USB Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator support crystal-less operation
- Internal main PLL for USB CLK compliantly

The Universal Serial Bus (USB) is a 4-wire bus with 8 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports



device modes. Transaction formatting is performed by the hardware, including CRC generation and checking. The status of a completed USB transfer or error condition is indicated by status registers. An interrupt is also generated if enabled. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode that allows crystal-less operation.

3.17. Controller area network (CAN)

- One CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for CAN CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. The CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 14 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

3.18. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and PC card
- Provide ECC calculating hardware module for NAND Flash memory block
- Up to 16-bit data bus
- Support to interface with Motorola 6800 and Intel 8080 type LCD directly

External memory controller (EXMC) is an abbreviation of external memory controller. It is divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC support code execution from external memory except NAND Flash and PC card. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

3.19. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.



3.20. Package and operation temperature

- LQFP100 (GD32F303Vx), LQFP64 (GD32F303Rx) and LQFP48 (GD32F303Cx)
- Operation temperature range: -40 °C to +85 °C for grade 6 devices



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly beyond the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings (1) (4)

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range ⁽²⁾	V _{SS} - 0.3	V _{SS} + 3.6	V
V_{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	٧
V_{BAT}	External battery supply voltage	V _{SS} - 0.3	V _{SS} + 3.6	٧
	Input voltage on 5V tolerant pin (3)	V _{SS} - 0.3	V _{DD} + 3.6	V
V _{IN}	Input voltage on other I/O	V _{SS} - 0.3	3.6	٧
$ \Delta V_{DDX} $	Variations between different VDD power pins	_	50	mV
V _{SSX} -V _{SS}	Variations between different ground pins	_	50	mV
I _{IO}	Maximum current for GPIO pins	_	±25	mA
Σl _{IO}	Maximum current for total GPIO pins	_	±80	mA
T _A	Operating temperature range	-40	+85	°C
	Power dissipation at T _A = 85°C of LQFP100 ⁽⁵⁾	_	848	
	Power dissipation at T _A = 85°C of LQFP64 ⁽⁵⁾	_	647	
P _D	Power dissipation at T _A = 85°C of LQFP48 ⁽⁵⁾	_	621	mW
	Power dissipation at T _A = 105°C of LQFP48 ⁽⁵⁾	_	311	
	Power dissipation at T _A = 85°C of QFN48 ⁽⁵⁾	_	1044	
T _{STG}	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature	_	125	°C

⁽¹⁾ Guaranteed by design, not tested in production.

4.2. Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DD}	Supply voltage		2.6	3.3	3.6	V
V_{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
V _{BAT}	Battery supply voltage	_	1.8 ⁽²⁾		3.6	V

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ All main power and ground pins should be connected to an external power source within the allowable range.

⁽³⁾ V_{IN} maximum value cannot exceed 5.5 V.


⁽⁴⁾ It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.

⁽⁵⁾ For grade 6 devices, the parameter of $T_A=85^{\circ}C$, For grade 7 devices, the parameter of $T_A=105^{\circ}C$.



(2) In the application which V_{BAT} supply the backup domains, if the V_{BAT} voltage drops below the minimum value, when V_{DD} is powered on again, it is necessary to refresh the registers of backup domains and enable LXTAL again.

Figure 4-1. Recommended power supply decoupling capacitors (1)(2)



- (1) The VREFP and VREFN pins are only available on no less than 100-pin packages, or else the VREFP and VREFN pins are not available and internally connected to VDDA and VSSA pins. More details refer to AN053 GD32F30xGD32F403 Hardware Development Guide.
- (2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	AHB clock frequency	_	_	120	MHz
f _{APB1}	APB1 clock frequency		_	60	MHz
f _{APB2}	APB2 clock frequency	_	_	120	MHz

(1) Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up/ Power down⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
_	V _{DD} rise time rate		0	8	//
t∨DD	V _{DD} fall time rate	_	20	8	µs/V

(1) Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions(1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
4	Start up timo	Clock source from HXTAL	145	mo
โstart-up	Start-up time	Clock source from IRC8M	145	ms

- (1) Based on characterization, not tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the main function.
- (3) PLL is off.



Table 4-6. Power saving mode wakeup timings characteristics⁽¹⁾⁽²⁾

Symbol	Symbol Parameter		Unit
t _{Sleep}	Wakeup from Sleep mode	1.66	
+	Wakeup from Deep-sleep mode (LDO On)	2	μs
tDeep-sleep	Wakeup from Deep-sleep mode (LDO in low power mode)	2	
t _{Standby}	Wakeup from Standby mode	145	ms

- (1) Based on characterization, not tested in production.
- (2) The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC8M = System clock = 8 MHz.

4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)(6)

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 120 MHz, All peripherals	_	35.5	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$				
		System clock = 120 MHz, All peripherals	_	19.85	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$				
		System clock = 108 MHz, All peripherals	_	32.17	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$				
	Supply current	System clock = 108 MHz, All peripherals	_	18.07	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$				
$I_{DD}+I_{DDA}$		System clock = 96 MHz, All peripherals	_	28.83	_	mΑ
	(Run mode)	enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$				
		System clock = 96 MHz, All peripherals	_	16.31	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$				
		System clock = 72 MHz, All peripherals	_	22.17	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \ V, \ HXTAL = 25 \ MHz,$				
		System clock = 72 MHz, All peripherals	_	12.73	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$				
		System clock = 48 MHz, All peripherals	_	15.37	_	mΑ
		enabled				





Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 48 MHz, All peripherals disabled		9.29		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 36 MHz, All peripherals enabled	_	12.03	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 36 MHz, All peripherals disabled	_	7.47	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 24 MHz, All peripherals enabled	_	8.70	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 24 MHz, All peripherals disabled	_	5.67		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 16 MHz, All peripherals enabled		6.49		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 16 MHz, All peripherals disabled	_	4.47		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 8 MHz, All peripherals enabled	-	4.28		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 8 MHz, All peripherals disabled	_	3.27	_	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System Clock = 120 MHz, CPU clock off, All peripherals enabled	-	24.92		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System Clock = 120 MHz, CPU clock off, All peripherals disabled	_	9.10	_	mA
	Supply current (Sleep mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System Clock = 108 MHz, CPU clock off, All peripherals enabled	_	22.67	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System Clock = 108 MHz, CPU clock off, All peripherals disabled	_	8.40	_	mA
		$V_{DD} = V_{DDA} = 3.3V$, HXTAL = 25 MHz, System Clock = 96 MHz, CPU clock off, All peripherals enabled	_	20.37	_	mA





	Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
ľ			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 96 MHz, CPU clock off, All	_	7.70	_	mΑ
			peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 72 MHz, CPU clock off, All	_	15.79	_	mΑ
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 72 MHz, CPU clock off, All	_	6.30	_	mΑ
			peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 48 MHz, CPU clock off, All	_	11.21	_	mΑ
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 48 MHz, CPU clock off, All	_	4.88	_	mΑ
			peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 36 MHz, CPU clock off, All	_	8.91	_	mΑ
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 36 MHz, CPU clock off, All	_	4.17	_	mA
			peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 24 MHz, CPU clock off, All	_	6.63	_	mΑ
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 24 MHz, CPU clock off, All	_	3.45	_	mΑ
			peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 16 MHz, CPU clock off, All	_	5.10	_	mΑ
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 16 MHz, CPU clock off, All	_	2.98	_	mΑ
			peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 8 MHz, CPU clock off, All	_	3.56	_	mΑ
			peripherals enabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
			System Clock = 8 MHz, CPU clock off, All	_	2.51	_	mA
			peripherals disabled				
		Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in run mode and}$				
		(Deep-Sleep	normal driver mode, IRC40K off, RTC off,	_	201.0	1100	μΑ
		mode)	All GPIOs analog mode				





	Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾														
	- Cy201	r dramotor			. , , ,	ших	O IIIC												
			$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in low power}$ mode and normal driver mode, IRC40K off,	_	137.0		μΑ												
			RTC off, All GPIOs analog mode		0		μ, .												
			$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in run mode and}$																
			low driver mode, IRC40K off, RTC off, All	_	154.6		μΑ												
			GPIOs analog mode		7														
			V _{DD} = V _{DDA} = 3.3 V, LDO in low power		107.0														
			mode and low driver mode, IRC40K off,	_	107.3	_	μΑ												
			RTC off, All GPIOs analog mode		3														
			V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC40K on,																
			RTC on	_	5.46		μΑ												
		Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K on,}$	_	5.25	_	μΑ												
		(Standby mode)	RTC off																
			$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K off,}$	_	4.04	22	μΑ												
			RTC off		7.04	22	μΛ												
Ī			V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on																
			with external crystal, RTC on, LXTAL High	_	2.31	_	μΑ												
			driving																
			V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3$ V, LXTAL on	2.04															
			with external crystal, RTC on, LXTAL High		— 2.04	— 2.04	— 2.04	_ 2.0	2.04	2.04	2.04	2.04	2.04	2.04	2.04	2.04	— 2.04	_ 2.04	_
			driving																
			V_{DD} off, V_{DDA} off, $V_{BAT} = 2.6 \text{ V}$, LXTAL on																
			with external crystal, RTC on, LXTAL High	_	1.77	_	μΑ												
			driving																
			V_{DD} off, V_{DDA} off, $V_{BAT} = 1.8 \text{ V}$, LXTAL on																
			with external crystal, RTC on, LXTAL High	_	1.61	_	μΑ												
			driving																
		Battery supply	V_{DD} off, V_{DDA} off, $V_{BAT} = 3.6 \text{ V}$, LXTAL on		4.00														
	I _{BAT}	current (Backup	with external crystal, RTC on, LXTAL	_	1.88		μΑ												
		mode)	Medium High driving																
			V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on		1.62														
			with external crystal, RTC on, LXTAL	_	1.63		μΑ												
			Medium High driving																
			V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on		1.37		μΑ												
			with external crystal, RTC on, LXTAL Medium High driving		1.07		μΛ												
			V_{DD} off, V_{DDA} off, $V_{BAT} = 1.8 \text{ V}$, LXTAL on																
			with external crystal, RTC on, LXTAL	_	1.21	_	μΑ												
			Medium High driving																
			V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on																
			with external crystal, RTC on, LXTAL	_	1.47	_	μΑ												
			Medium Low driving																



GD32F303xB Datasheet

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	l	1.22	l	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	l	0.96	l	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 1.8 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	_	0.81	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving	_	1.36	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Low driving		1.10		μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving	ı	0.84		μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 1.8 V, LXTAL on with external crystal, RTC on, LXTAL Low driving	_	0.69	_	μΑ

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for T_A and test result is mean value.
- (3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clock is greater than 8 MHz, a crystal 8MHz is used, and the HXTAL bypass function is closed, using PLI
- (5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.
- (6) All GPIOs are configured as analog mode except standby mode.







Figure 4-2. Typical supply current consumption in Run mode

Figure 4-3. Typical supply current consumption in Sleep mode



4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the <u>Table 4-8. EMS characteristics</u>(1), based on the EMS levels and classes compliant with IEC 61000 series standard.



Table 4-8. EMS characteristics(1)

Symbol	Parameter	Conditions	Level/Class			
	Voltage emplied to all device pine to	V _{DD} = 3.3 V, T _A = + 25 °C				
V _{ESD}	Voltage applied to all device pins to induce a functional disturbance	LQFP144, f _{HCLK} = 120 MHz	3A			
	induce a functional disturbance	conforms to IEC 61000-4-2				
	Fast transient voltage burst applied to	V _{DD} = 3.3 V, T _A = +25 °C				
V_{FTB}	induce a functional disturbance through	LQFP144, f _{HCLK} = 120 MHz	4A			
	100 pF on VDD and VSS pins	conforms to IEC 61000-4-4				

⁽¹⁾ Based on characterization, not tested in production.

EMI (Electromagnetic Interference) emission test result is given in the <u>Table 4-9. EMI</u> <u>characteristics</u>(1), The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3:2017 standard which specifies the test board and the pin loading.

Table 4-9. EMI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Tested frequency band	Max vs. [fhxtal/fhclk] 8/120 MHz	Unit	
	Peak level	$V_{DD} = 3.6 \text{ V}, T_A = +23 ^{\circ}\text{C},$	0.15 MHz to 30 MHz	6.32		
Semi		LQFP144, f _{HCLK} = 120 MHz, 3	30 MHz to 130 MHz	11.24	dΒμV	
- LIVII		conforms to SAE J1752- 3:2017	130 MHz to 1 GHz	6.54	, p	

⁽¹⁾ Based on characterization, not tested in production.



4.5. Power supply supervisor characteristics

Table 4-10. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 000(rising edge)		2.14	_	
		LVDT<2:0> = 000(falling edge)	_	2.04	_	
		LVDT<2:0> = 001(rising edge)	_	2.29	_	
		LVDT<2:0> = 001(falling edge)	_	2.16	_	
		LVDT<2:0> = 010(rising edge)	_	2.43	_	
		LVDT<2:0> = 010(falling edge)	_	2.31	_	
		LVDT<2:0> = 011(rising edge)		2.56	_	
(4)	Low voltage	LVDT<2:0> = 011(falling edge)		2.45	_	.,
V _{LVD} ⁽¹⁾	Detector level selection	LVDT<2:0> = 100(rising edge)	_	2.70	_	V
		LVDT<2:0> = 100(falling edge)	_	2.58	_	
		LVDT<2:0> = 101(rising edge)	_	2.83	_	
		LVDT<2:0> = 101(falling edge)	_	2.72	_	
		LVDT<2:0> = 110(rising edge)	_	2.97	_	
		LVDT<2:0> = 110(falling edge)		2.87	_	
		LVDT<2:0> = 111(rising edge)		3.11	_	
		LVDT<2:0> = 111(falling edge)	_	3.01	_	
V _{LVDhyst} ⁽²⁾	LVD hystersis	_	_	100	_	mV
V _{POR} ⁽¹⁾	Power on reset threshold		_	2.4	_	V
V _{PDR} ⁽¹⁾	Power down reset		_	1.8		V
	threshold	_		600		m) /
V _{PDRhyst} ⁽²⁾	PDR hysteresis			600		mV
trsttempo ⁽²⁾	Reset temporization		_	2.43	_	ms

⁽¹⁾ Based on characterization, not tested in production.

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up

⁽²⁾ Guaranteed by design, not tested in production.



(LU) test is based on the two measurement methods.

Table 4-11. ESD characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{ESD(HBM)}	Electrostatic discharge	T _A = 25 °C;			4000	V
	voltage (human body model)	JS-001-2017				V
V _{ESD(CDM)}	Electrostatic discharge	T _A = 25 °C;			800	V
	voltage (charge device model)	JS-002-2018	_			V

⁽¹⁾ Based on characterization, not tested in production.

Table 4-12. Static latch-up characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	I-test	T 05.00 150D70	_		±200	mA
LU	V _{supply} over voltage	T _A = 25 °C; JESD78	_		5.4	٧

⁽²⁾ Based on characterization, not tested in production.

4.7. External clock characteristics

Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL} ⁽¹⁾	Crystal or ceramic frequency	$2.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	4	8	32	MHz
R _F ⁽²⁾	Feedback resistor	V _{DD} = 3.3 V	_	400	_	kΩ
	Recommended matching					
	capacitance on OSCIN and	_	_	20	30	pF
	OSCOUT					
Ducy _(HXTAL) ⁽²⁾	Crystal or ceramic duty cycle		30	50	70	%
g _m ⁽²⁾	Oscillator transconductance	Startup		25	_	mA/V
Innungu (1)	Crystal or ceramic operating	$V_{DD} = 3.3 \text{ V},$		1.2		mA
IDDHXIAL' /	current	T _A = 25 °C		1.2		ША
tsuhxtal ⁽¹⁾	Crystal or ceramic startup time	$V_{DD} = 3.3 \text{ V},$		1.8	32 —	mc
ISUHXTAL' /	Torystaror ceramic startup time	T _A = 25 °C		1.0		ms

⁽¹⁾ Based on characterization, not tested in production.

Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL_ext} ⁽¹⁾	External clock source or oscillator frequency	V _{DD} = 3.3 V	1		50	MHz
V _{HXTALH} ⁽²⁾	OSCIN input pin high level voltage	V _{DD} = 3.3 V	0.7 V _{DD}		V_{DD}	V

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} - C_S)$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{HXTALL} ⁽²⁾	OSCIN input pin low level voltage		V_{SS}	1	0.3 V _{DD}	V
t _{H/L(HXTAL)} (2)	OSCIN high or low time	_	5		_	ns
t _{R/F(HXTAL)} (2)	OSCIN rise or fall time	_	_	_	10	ns
C _{IN} ⁽²⁾	OSCIN input capacitance	_	_	5	_	pF
Ducy _(HXTAL) (2)	Duty cycle	_	40	_	60	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL} ⁽¹⁾	Crystal or ceramic frequency	V _{DD} = 3.3 V	l	32.768		kHz
C _{LXTAL} ^{(2) (3)}	Recommended matching capacitance on OSC32IN and OSC32OUT	l		15		pF
Ducy _(LXTAL) ⁽²⁾	Crystal or ceramic duty cycle	_	30	_	70	%
		Lower driving capability	-	4	-	
~ (2)	Oscillator transconductance	Medium low driving capability	1	6	l	
gm ⁽²⁾		Medium high driving capability	ı	16	ı	μΑνν
		Higher driving capability	l	20	— µА	
		Lower driving capability		0.75		
I _{DDLXTAL} ⁽¹⁾	Crystal or ceramic operating	Medium low driving capability	-	0.86	-	
IDDLXTAL (**)	current	Medium high driving capability		1.28		μA
		Higher driving capability	_	1.68	70 %	
t _{SULXTAL} ⁽¹⁾ (4)	Crystal or ceramic startup time		_	1.6	_	S

- $\hbox{(1)} \quad \hbox{Based on characterization, not tested in production.}$
- (2) Guaranteed by design, not tested in production.
- (3) $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.
- (4) t_{SULXTAL} is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.



Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL_ext} (1)	External clock source or oscillator frequency	V _{DD} = 3.3 V		32.768	1000	kHz
V _{LXTALH} ⁽²⁾	OSC32IN input pin high level voltage	_	0.7 V _{DD}		V_{DD}	V
V _{LXTALL} ⁽²⁾	OSC32IN input pin low level voltage		Vss		0.3 V _{DD}	V
t _{H/L(LXTAL)} (2)	OSC32IN high or low time		450		_	
t _{R/F(LXTAL)} (2)	OSC32IN rise or fall time			1	50	ns
C _{IN} ⁽²⁾	OSC32IN input capacitance			5		pF
Ducy _(LXTAL) (2)	Duty cycle	_	30	50	70	%

⁽¹⁾ Based on characterization, not tested in production.

4.8. Internal clock characteristics

Table 4-17. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC8M}	High Speed Internal Oscillator (IRC8M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		8		MHz
ACC _{IRC8M} ⁽¹⁾	IRC8M oscillator Frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C } \sim +85 \text{ °C}$	-2.0	_	+2.0	%
	accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V, } T_{A} = 25 \text{ °C}$	-1.0	ı	+1.0	%
	IRC8M oscillator Frequency accuracy, User trimming step	ı		0.5	l	%
Ducy _{IRC8M} ⁽²⁾	IRC8M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
I _{DDAIRC8M} ⁽¹⁾	IRC8M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{IRC8M} = 8 \text{ MHz}$	_	66	_	μΑ
tsuircam ⁽¹⁾	IRC8M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{IRC8M} = 8 \text{ MHz}$	_	1.2	_	μs

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



Table 4-18. Low speed internal clock (IRC40K) characteristics

Table 1 to 20th open internal cross (into 10th y chairman cross)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{IRC40K} ⁽¹⁾	Low Speed Internal oscillator			40		1411=	
IRC40K ¹⁷	(IRC40K) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		40		kHz	
I _{DDAIRC40K} ⁽²⁾	IRC40K oscillator operating	V _{DD} = V _{DDA} = 3.3 V, T _A = 25 °C		0.7			
IDDAIRC40K	current	VDD - VDDA - 3.3 V, TA - 23 C	_	0.7		μΑ	
t _{SUIRC40K} ⁽²⁾	IRC40K oscillator startup	V _{DD} = V _{DDA} = 3.3 V, T _A = 25 °C		88		116	
	time	VDD - VDDA - 3.3 V, TA - 23 C		50		μs	

- (1) Guaranteed by design, not tested in production.
- (2) Based on characterization, not tested in production.

Table 4-19. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fIRC48M	High Speed Internal Oscillator (IRC48M) frequency	V _{DD} = 3.3 V		48		MHz
ACCIRC48M ⁽¹⁾	IRC48M oscillator	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C } \sim +85 \text{ °C}^{(1)}$	-3.3		+3.3	%
	Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V, } T_A = 25 \text{ °C}$	-2.0	l	+2.0	%
	Factory-trimmed 25 °C -2.0 IRC48M oscillator Frequency accuracy, User — — trimming step	0.12		%		
D _{IRC48M} ⁽²⁾	IRC48M oscillator duty cycle	V _{DD} = V _{DDA} = 3.3 V	45	50	55	%
I _{DDAIRC48M} ⁽¹⁾	IRC48M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{IRC48M} = 48 \text{ MHz}$	_	276	_	μΑ
tsuirc _{48M} ⁽¹⁾	IRC48M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{IRC48M} = 48 \text{ MHz}$	_	1.6	_	μs

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.



4.9. PLL characteristics

Table 4-20. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency		1	_	25	MHz
f _{PLLOUT} ⁽²⁾	PLL output clock frequency		16	_	168	MHz
f _{VCO} ⁽²⁾	PLL VCO output clock frequency	_	32	_	344	MHz
t _{LOCK} (2)	PLL lock time	_	_	_	300	μs
I _{DDA} ⁽¹⁾	Current consumption on V_{DDA}	VCO freq = 344 MHz	_	683	_	μА
Jitter _{PLL} (1)(3)	Cycle to cycle Jitter (rms)	(rms) System clock		35		nc
JIII PILL	Cycle to cycle Jitter (peak to peak)		_	371	_	ps

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) Value given with main PLL running.

4.10. Memory characteristics

Table 4-21. Flash memory characteristics(1)

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
PE _{CYC}	Number of guaranteed program /erase cycles before failure (Endurance)	_	100	l		kcycle s
4	Read time at code flash area		_	1		م الده
t _{READ}	Read time at data flash area		56	_	4176	hclks
t _{RET}	Data retention time			20	1	years
t _{PROG}	Word programming time			47.5	215	μs
t _{ERASE}	Page erase time	T _A range ⁽²⁾	_	45	800	ms
t _{MERASE(128K)} Mass erase time			_	1	12	s

- (1) Guaranteed by design and/or characterization, not 100% tested in production.
- (2) For grade 6 devices, T_A range= -40° $C \sim +85$ ° C. For grade 7 devices, T_A range= -40° $C \sim +105$ ° C




4.11. NRST pin characteristics

Table 4-22. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	001/41/	-0.3		0.3 V _{DD}	.,
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage		0.7 V _{DD}		V _{DD} + 0.3	V
V _{hyst} ⁽²⁾	Schmidt trigger Voltage hysteresis	3.6 V		414	1	mV
R _{pu} ⁽²⁾	Pull-up equivalent resistor	_	_	40	_	kΩ

⁽¹⁾ Based on characterization, not tested in production.

Figure 4-4. Recommended external NRST pin circuit⁽¹⁾



(1) Unless the voltage on NRST pin go below $V_{IL(NRST)}$ level, the device would not generate a reliable reset.

4.12. **GPIO** characteristics

Table 4-23. I/O port DC characteristics(1)(3)

Symbol	Paramete	r	Conditions	Min	Тур	Max	Unit
	Standard IO Lo	w level				0.3 V _{DD}	V
VIL	input voltage		$2.6 \text{ V} \leq \text{V}_{DD} = \text{V}_{DDA} \leq 3.6 \text{ V}$			U.S VDD	V
VIL	5V-tolerant IO Lo	Low	2.6 V ≤V _{DD} = V _{DDA} ≤ 3.6 V			0.3 V _{DD}	V
	level input vo	Itage	2.0 V 3VDD - VDDA 3 3.0 V			0.5 VDD	V
	Standard IO Low level		2.6 V ≤V _{DD} = V _{DDA} ≤ 3.6 V	0.7 V _{DD}			V
VIH	input volta	ge	2.0 V 3VDD - VDDA 3 3.0 V	0.7 VDD			V
VIH	5V-tolerant IO	Low	2.6 V ≤V _{DD} = V _{DDA} ≤ 3.6 V	0.7 V _{DD}			V
	level input vo	Itage	2.0 V SVDD = VDDA S 3.0 V	U.7 VDD			V
	lotoro al pulluo	All	VIN = Vss	33.76	40	52.09	
R _{PU} ⁽²⁾	Internal pull-up resistor	pins	VIN = VSS	33.70	40	32.09	kΩ
	resistor	PA10	_	8.84	10	13.41	
R _{PD} ⁽²⁾	Internal pull-	All	VIN = VDD	34.06	40	52.24	kΩ
IXPD(/	down resistor	pins	VIN — VDD	J 4 .00	40	JZ.Z4	N22

⁽²⁾ Guaranteed by design, not tested in production.





Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Syllibol	PA10	Conditions	9.14	1 ур 10	13.53	Oilit
	PAIU	IO_Speed:level 3	9.14	10	13.33	
	Low level output	V _{DD} = 2.6 V	<u> </u>	0.128		
	voltage for an IO Pin	V _{DD} = 2.6 V V _{DD} = 3.3 V		0.128		1
	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V		0.117		1
Vol	Low level output	V _{DD} = 2.6 V		0.338		
	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.302		1
	(I _{IO} = +20 mA)	V _{DD} = 3.6 V	_	0.296		ł
	High level output	V _{DD} = 2.6 V	_	2.447		V
	voltage for an IO Pin	V _{DD} = 3.3 V	_	3.165		
	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V		3.46		
VoH	High level output	V _{DD} = 2.6 V		2.195		1
	voltage for an IO Pin	V _{DD} = 3.3 V	_	2.954		1
	(I _{IO} = +20 mA)	V _{DD} = 3.6 V	_	3.258	_	
	(10 = 1111)	IO_Speed:level 2				
	Low level output	V _{DD} = 2.6 V	_	0.18		1
	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.163		1
	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	_	0.161		1
V_{OL}	Low level output	V _{DD} = 2.6 V	_	0.484	_	1
	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.422	_	
	$(I_{IO} = +20 \text{ mA})$	V _{DD} = 3.6 V	_	0.412	_	1
	High level output	V _{DD} = 2.6 V	_	2.388	_	V
	voltage for an IO Pin	V _{DD} = 3.3 V	_	3.114	_	
	(I _{IO} = +8 mA)	V _{DD} = 3.6 V	_	3.416	_	
V _{OH}	High level output	V _{DD} = 2.6 V	_	2.022	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	2.818	_	
	(I _{IO} = +20 mA)	V _{DD} = 3.6 V	_	3.137	_	
		IO_Speed:level 1		l		<u>.</u>
	Low level output	V _{DD} = 2.6 V	_	0.315	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.277	_	1
	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	_	0.271	_	1
V _{OL}	Low level output	V _{DD} = 2.6 V	_	0.707	_	1
	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.586	_	
	$(I_{IO} = +16 \text{ mA})$	V _{DD} = 3.6 V		0.567		1
	High level output	V _{DD} = 3.6 V		2.232		V
	voltage for an IO Pin	V _{DD} = 2.3 V		2.983		
	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	_	3.290	_	1
V _{ОН}	(I _{IO} = +15 mA)	V _{DD} = 3.6 V		1.827		1
V On	High level output	V _{DD} = 3.3 V	_	2.433	_	1
	voltage for an IO Pin $(I_{IO} = +20 \text{ mA})$	V _{DD} = 3.6 V	_	2.799		



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		IO_Speed:level 0				
	Low level output	V _{DD} = 2.6 V	_	0.152		
	voltage for an IO Pin	V _{DD} = 3.3 V	1	0.136	1	
Mari	$(I_{IO} = +1 \text{ mA})$	V _{DD} = 3.6 V		0.134		
V _{OL}	Low level output	V _{DD} = 2.6 V	_	0.690	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.564	_	
	$(I_{IO} = +4 \text{ mA})$	V _{DD} = 3.6 V	_	0.547	_	V
	High level output	V _{DD} = 2.6 V	_	2.424	_	V
	voltage for an IO Pin	V _{DD} = 3.3 V	_	3.15	_	
V	$(I_{IO} = +1 \text{ mA})$	V _{DD} = 3.6 V		3.446		
V _{OH}	High level output	V _{DD} = 2.6 V		1.796		
	voltage for an IO Pin	V _{DD} = 3.3 V		2.663		
	$(I_{IO} = +4 \text{ mA})$	V _{DD} = 3.6 V	_	2.992	_	

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current (typical source capability:3 mA shared between these IOs, but sink capability is same as other IO), the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).

Table 4-24. I/O port AC characteristics(1)(2)(4)(5)

GPIOx_MDy[1:0] bit value ⁽³⁾	Parameter	Conditions	Max	Unit
CDION CTL MDMMAN 40		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 10 \text{ pF}$	46	
GPIOx_CTL->MDy[1:0]=10 (IO_Speed = 2MHz)	T _{Rise} /T _{Fall}	$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 30 \text{ pF}$	56	ns
(10_Speed = Zivii iz)		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 50 \text{ pF}$	65	
GPIOx_CTL->MDy[1:0] = 01 (IO_Speed = 10MHz)		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 10 \text{ pF}$	5	
	-	$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 30 \text{ pF}$	12	ns
		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 50 \text{ pF}$	14	
CDIOV CTL MDv[1:0]-11		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 10 \text{ pF}$	2.8	
GPIOx_CTL->MDy[1:0]=11 (IO_Speed = 50MHz)	T _{Rise} /T _{Fall}	$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 30 \text{ pF}$	3.6	ns
(10_Speed = 30Wil 12)		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 50 \text{ pF}$	4.6	
GPIOx_CTL->MDy[1:0]=11 and		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 10 \text{ pF}$	2.4	
GPIOx_SPDy=1	T _{Rise} /T _{Fall}	$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 30 \text{ pF}$	3.2	ns
(IO_Speed = MAX)		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 50 \text{ pF}$	3.8	

- (1) Based on characterization, not tested in production.
- (3) The I/O speed is configured using the GPIOx_CTL -> MDy[1:0] bits. Refer to the GD32F30x user manual which is selected to set the GPIO port output speed.
- (4) Only for reference, Depending on user's design.
- (5) Max frequency is defined when the sum of rise time plus the fall time is less than 2/3 cycle and maximum frequency cannot exceed 120 MHz.



4.13. ADC characteristics

Table 4-25. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage	_	2.6	3.3	3.6	V
V _{IN} ⁽¹⁾	ADC input voltage range	_	0	_	V_{REFP}	V
V _{REFP} (2)	Positive Reference Voltage	_	2.6	_	V_{DDA}	V
V _{REFN} ⁽²⁾	Negative Reference Voltage	_		V _{SSA}		V
f _{ADC} ⁽¹⁾	ADC clock	_	0.1	_	40	MHz
		12-bit	0.007	_	2.86	
fs ⁽¹⁾	Sampling rate	10-bit	0.008	_	3.33	MSP
IS()		8-bit	0.01	_	4	S
		6-bit	0.012	_	5	
V _{AIN} ⁽¹⁾	Analog input voltage	16 external; 2 internal	0	_	V_{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See <u>Equation 1</u>	_	_	24.53	kΩ
R _{ADC} ⁽²⁾	Input sampling switch resistance	_	_	_	0.4	kΩ
C _{ADC} ⁽²⁾	Input sampling capacitance	No pin/pad capacitance included	_	4		pF
t _{CAL} ⁽²⁾	Calibration time	f _{ADC} = 40 MHz	_	3.275	_	μs
t _s (2)	Sampling time	f _{ADC} = 40 MHz	0.0375	_	5.99	μs
	Total convension	12-bit	_	14	_	
4 (2)	Total conversion	10-bit	_	12	_	1/
t _{CONV} ⁽²⁾	time(including sampling	8-bit	_	10	_	f _{ADC}
	time)	6-bit	_	8	_	
t _{SU} (2)	Startup time	_	_	_	1	μS

⁽¹⁾ Based on characterization, not tested in production.

$$\textit{Equation 1:} \; \mathsf{R}_{\mathsf{AIN}} \; \mathsf{max} \; \mathsf{formula} \; R_{\mathsf{AIN}} < \frac{\mathsf{T_S}}{\mathsf{f}_{\mathsf{ADC}^*}\mathsf{C}_{\mathsf{ADC}^*}\mathsf{ln} \; (2^{\mathsf{N}+2})} - \; R_{\mathsf{ADC}}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-26. ADC $R_{AIN max}$ for $f_{ADC} = 40 MHz$

T _s (cycles)	t _s (μs) ⁽¹⁾	$R_{AIN max} (k\Omega)^{(2)}$
1.5	0.0375	0.10
7.5	0.1875	2.11
13.5	0.3375	4.11
28.5	0.7125	9.14
41.5	1.0375	13.49
55.5	1.3875	18.17
71.5	1.7875	24.53

⁽²⁾ Guaranteed by design, not tested in production.

GD32F303xB Datasheet

T _s (cycles)	t _s (μs) ⁽¹⁾	$R_{AIN max} (k\Omega)^{(2)}$
239.5	5.9875	N/A

- For channels of internal temperature sensor (V_{SENSE}) and internal reference voltage (V_{REFINT}), sampling time not less than 17.1us will be recommended.
- (2) Extra internal capacitors (such as pin capacitors, etc.) need to be considered when calculating the actual RAIN. Here we take 3.6pF for the extra internal capacitance.

Table 4-27. ADC dynamic accuracy at f_{ADC} = 14 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 14 MHz	_	11	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REFP} = 3.3 \text{ V}$	_	68	_	
SNR	Signal-to-noise ratio	Input Frequency = 20		68.3		dB
THD	Total harmonic distortion	kHz Temperature = 25°C	_	-80	1	uБ

⁽¹⁾ Based on characterization, not tested in production.

Table 4-28. ADC dynamic accuracy at f_{ADC} = 40 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 40 MHz	_	10.8		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REFP} = 3.3 \text{ V}$	_	66.8		
SNR	Signal-to-noise ratio	Input Frequency = 20 kHz	_	67.2		dB
THD	Total harmonic distortion	Temperature = 25 ℃	_	-76.1		

⁽¹⁾ Based on characterization, not tested in production.

Table 4-29. ADC static accuracy at f_{ADC} = 14 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	f 14 M⊔z	±1		
DNL	Differential linearity error	f _{ADC} = 14 MHz	±0.9	_	LSB
INL	Integral linearity error	$V_{DDA} = V_{REFP} = 3.3 \text{ V}$	±1		

⁽¹⁾ Based on characterization, not tested in production.

4.14. Temperature sensor characteristics

Table 4-30. Temperature sensor characteristics(1)

Symbol	Parameter	Min	Тур	Max	Unit
TL	VSENSE linearity with temperature		±2.0		°C
Avg_Slope	Average slope		4.07		mV/°C
V ₂₅	Voltage at 25 °C	1	1.454		V
ts_temp (2)	ADC sampling time when reading the temperature	_	17.1	_	μs

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Shortest sampling time can be determined in the application by multiple iterations.



4.15. DAC characteristics

Table 4-31. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage	_	2.6	3.3	3.6	V
V _{REFP} (2)	Positive Reference Voltage	_	2.6	_	V_{DDA}	V
V _{REFN} ⁽²⁾	Negative Reference Voltage	_		V _{SSA}		V
R _{LOAD} ⁽²⁾	Load resistance	Resistive load with buffer ON	5	_		kΩ
Ro ⁽²⁾	Impedance output with buffer OFF	_		_	15	kΩ
C _{LOAD} ⁽²⁾	Load capacitance	No pin/pad capacitance included		_	50	pF
DAC_OUT min ⁽²⁾	Lower DAC_OUT voltage with buffer ON	_	0.2	_		٧
DAC_OUT max ⁽²⁾	Higher DAC_OUT voltage with buffer ON	_	_	_	V _{DDA} -	V
DAC_OUT min ⁽²⁾	Lower DAC_OUT voltage with buffer OFF	_		0.5		mV
DAC_OUT max ⁽²⁾	Higher DAC_OUT voltage with buffer OFF	_		_	V _{DDA} - 1LSB	٧
I _{DDA} ⁽¹⁾	DAC current consumption	With no load, middle code(0x800) on the input, V _{REFP} = 3.6 V	_	350	_	μА
.557	in quiescent mode	With no load, worst code(0xF1C) on the input, V _{REFP} = 3.6 V	Ī	440	ĺ	μΑ
(1)	DAC current consumption	With no load, middle code(0x800) on the input, V_{REFP} = 3.6 V		110	1	μΑ
I _{DDVREFP} ⁽¹⁾	in quiescent mode	With no load, worst code(0xF1C) on the input, V _{REFP} = 3.6 V		300		μΑ
DNL ⁽¹⁾	Differential non-linearity error	DAC in 12-bit mode		_	±3	LSB
INL ⁽¹⁾	Integral non-linearity	DAC in 12-bit mode	_	_	±4	LSB
Offset ⁽¹⁾	Offset error	DAC in 12-bit mode		_	±12	LSB
GE ⁽¹⁾	Gain error	DAC in 12-bit mode			±0.5	%
T _{setting} ⁽¹⁾	Settling time	$C_{LOAD} \leqslant$ 50 pF, $R_{LOAD} \geqslant$ 5 k Ω	_	0.3	1	μs
T _{wakeup} ⁽²⁾	Wakeup from off state	_	_	5	10	μs
Update	Max frequency for a correct	$C_{LOAD} \leqslant 50 \text{ pF, } R_{LOAD} \geqslant 5 \text{ k}\Omega$	_		4	MS/s



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
rate ⁽²⁾	DAC_OUT change from					
	code i to i±1LSBs					
	Power supply rejection					
PSRR ⁽²⁾	ratio	_	55	80	_	dB
	(to V _{DDA})					

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

4.16. I2C characteristics

Table 4-32. I2C characteristics(1)(2)


Symbol Parameter		Standard I Conditions mode		Fast mode		Fast mode plus		Unit	
			Min	Max	Min	Max	Min	Max	
t _{SCL(H)}	SCL clock high time		4.0	_	0.6	_	0.2	_	μs
t _{SCL(L)}	SCL clock low time	_	4.7	_	1.3	_	0.5		μs
tsu(SDA)	SDA setup time		250	l	100		50		ns
t _{H(SDA)}	SDA data hold time		0(3)	3450	0	900	0	450	ns
t _{R(SDA/SCL)}	SDA and SCL rise time	_	_	1000		300	_	120	ns
t _{F(SDA/SCL)}	SDA and SCL fall time			300	ı	300		120	ns
t _{H(STA)}	Start condition hold time		4.0	l	0.6	ı	0.26		μs
tsu(STA)	Repeated Start condition setup time		4.7		0.6	ı	0.26		μs
tsu(sto)	Stop condition setup time	_	4.0		0.6	_	0.26	_	μs
tBUFF	Stop to Start condition time (bus free)	_	4.7	_	1.3	_	0.5	_	μs

⁽¹⁾ Guaranteed by design, not tested in production.

- (2) To ensure the standard mode I2C frequency, f_{PCLK1} must be at least 2 MHz. To ensure the fast mode I2C frequency, f_{PCLK1} must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f_{PCLK1} must be at least a multiple of 10 MHz.
- (3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.



Figure 4-5. I2C bus timing diagram



4.17. SPI characteristics

Table 4-33. Standard SPI characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	_	_	_	30	MHz
t _{SCK(H)}	SCK clock high time	Master mode, $f_{PCLKx} = 120 \text{ MHz}$, presc = 8	31.83	33.33	34.83	ns
t _{SCK(L)}	SCK clock low time	Master mode, f _{PCLKx} = 120 MHz, presc = 8	31.83	33.33	34.83	ns
		SPI master mode				
t _{V(MO)}	Data output valid time	_	_	5	6	ns
t _{H(MO)}	Data output hold time	_	3	_	_	ns
t _{SU(MI)}	Data input setup time	_	1	_	_	ns
t _{H(MI)}	Data input hold time	_	0	_	_	ns
		SPI slave mode				
t _{SU(NSS)}	NSS enable setup time	_	0	_	_	ns
t _{H(NSS)}	NSS enable hold time	_	1	_		ns
t _{A(SO)}	Data output access time	_	5	_	9	ns
t _{DIS(SO)}	Data output disable time	_	6	_	10	ns
t _{V(SO)}	Data output valid time	_	_	10	12	ns
t _{H(SO)}	Data output hold time	_	8	_	_	ns
t _{SU(SI)}	Data input setup time	_	0	_	_	ns
t _{H(SI)}	Data input hold time	_	1	_		ns

⁽¹⁾ Based on characterization, not tested in production.



Figure 4-6. SPI timing diagram - master mode





Figure 4-7. SPI timing diagram - slave mode





4.18. I2S characteristics

Table 4-34. I2S characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode (data: 16 bits,	3.075	3.077	3.079	
f _{CK}	Clock frequency	Audio frequency = 96 kHz)	0.070		3.079	MHz
		Slave mode	0	_	10	
t _H	Clock high time		162	_	_	ns
t∟	Clock low time	_	163	_	_	ns
t _{V(WS)}	WS valid time	Master mode	0	_	_	ns
t _{H(WS)}	WS hold time	Master mode	0	_	_	ns
t _{SU(WS)}	WS setup time	Slave mode	0	_	_	ns
t _{H(WS)}	WS hold time	Slave mode	2	_	_	ns
	I2S slave input clock duty	01 1	_			0.4
Ducy _(SCK)	cycle	Slave mode		50	_	%
tsu(sd_mr)	Data input setup time	Master mode	1	_	_	ns
t _{su(SD_SR)}	Data input setup time	Slave mode	0	_	_	ns
t _{H(SD_MR)}	Data innut hald time	Master receiver	0	_	_	ns
t _{H(SD_SR)}	Data input hold time	Slave receiver	1	_	_	ns
,	Data and and wall differen	Slave transmitter			40	
t _{V(SD_ST)}	Data output valid time	(after enable edge)	_	_	12	ns
4	Data quitaut hald time	Slave transmitter	7			20
t _{H(SD_ST)}	Data output hold time	(after enable edge)	/		_	ns
	Data autout valid time	Master transmitter				
t∨(SD_MT)	Data output valid time	(after enable edge)			6	ns
4	Data quitaut bald fire	Master transmitter	2			20
th(SD_MT)	Data output hold time	(after enable edge)	2			ns

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production.



Figure 4-8. I2S timing diagram - master mode





Figure 4-9. I2S timing diagram - slave mode





4.19. USART characteristics

Table 4-35. USART characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	f _{PCLKx} = 120 MHz	_		60	MHz
t _{SCK(H)}	SCK clock high time	f _{PCLKx} = 120 MHz	7.5	1	1	ns
t _{SCK(L)}	SCK clock low time	f _{PCLKx} = 120 MHz	7.5		_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.20. SDIO characteristics

Table 4-36. SDIO characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PP} ⁽³⁾	f _{PP} ⁽³⁾ Clock frequency in data transfer mode		0	_	48	MHz
tw(CKL) (3)	Clock low time	f _{pp} = 48 MHz	10.5	11		ns
tw(CKH) (3)	Clock high time	$f_{pp} = 48 \text{ MHz}$	9.5	10	_	ns
	CMD, D inputs (referenced to Cl	K) in MMC and S	SD HS I	mode		
t _{ISU} ⁽⁴⁾	Input setup time HS	$f_{pp} = 48 \text{ MHz}$	4			ns
t _{IH} ⁽⁴⁾	Input hold time HS	$f_{pp} = 48 \text{ MHz}$	3	_		ns
	CMD, D outputs (referenced to C	K) in MMC and	SD HS	mode		
t _{OV} ⁽³⁾	Output valid time HS	$f_{pp} = 48 \text{ MHz}$	_	_	13.8	ns
toH ⁽³⁾	Output hold time HS	$f_{pp} = 48 \text{ MHz}$	12	_	_	ns
	CMD, D inputs (referenced to	CK) in SD defa	ult mo	de		
t _{ISUD} (4)	Input setup time SD	f _{pp} = 24 MHz	3	_	_	ns
t _{IHD} (4)	Input hold time SD	f _{pp} = 24 MHz	3	_		ns
	CMD, D outputs (referenced to CK) in SD default mode					
t _{OVD} (3)	Output valid default time SD	f _{pp} = 24 MHz	_	2.4	2.8	ns
t _{OHD} (3)	Output hold default time SD	f _{pp} = 24 MHz	0.8	_	_	ns

⁽¹⁾ CLK timing is measured at 50% of V_{DD} .

4.21. CAN characteristics

Refer to <u>Table 4-23. I/O port DC characteristics</u> for more details on the input/output alternate function characteristics (CANTX and CANRX).

⁽²⁾ Capacitive load $C_L = 30 \text{ pF}$.

⁽³⁾ Based on characterization, not tested in production.

⁽⁴⁾ Guaranteed by design, not tested in production.



4.22. USBD characteristics

Table 4-37. USBD start up time

Symbol	Parameter	Max	Unit
tstartup ⁽¹⁾	USBD startup time	1	μs

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-38. USBD DC electrical characteristics

Symbo	ol	Parameter	Conditions	Min	Тур	Max	Unit
	V_{DD}	USBD operating voltage		3	_	3.6	V
Input	V_{DI}	Differential input sensitivity	I(USBDP, USBDM)	0.2	_		
levels ⁽¹⁾	V _{CM}	Differential common mode range	Includes V _{DI} range	8.0	_	2.5	V
	V_{SE}	Single ended receiver threshold		1.3	_	2.0	
Output	Vol	Static output level low	R_L of 1.5 $k\Omega$ to 3.6 V	_	0.027	0.3	V
levels ⁽¹⁾	VoH	Static output level high	R_L of 15 $k\Omega$ to V_{SS}	2.8	3.297	3.6	V


⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-39. USBD full speed-electrical characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _R	Rise time	CL = 50 pF	4		20	ns
t _F	Fall time	CL = 50 pF	4	_	20	ns
t _{RFM}	Rise / fall time matching	t _R / t _F	90	_	110	%
VCRS	Output signal crossover voltage	_	1.3	_	2.0	V

⁽¹⁾ Guaranteed by design, not tested in production.

Figure 4-10. USBD timings: definition of data signal rise and fall time





4.23. EXMC characteristics

Table 4-40. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings (1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	40.5	42.5	ns
t _{V(NOE_NE)}	EXMC_NEx low to EXMC_NOE low	0	_	ns
t _{w(NOE)}	EXMC_NOE low time	40.5	42.5	ns
t _{h(NE_NOE)}	EXMC_NOE high to EXMC_NE high hold time	0	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
$t_{v(BL_NE)}$	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	32.2	_	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	32.2	_	ns
t _{h(DATA_NOE)}	Data hold time after EXMC_NOE high	0	_	ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	_	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	7.3	9.3	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

Table 4-41. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	23.9	25.9	ns
t _{V(NWE_NE)}	EXMC_NEx low to EXMC_NWE low	7.3	_	ns
t _{w(NWE)}	EXMC_NWE low time	7.3	9.3	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	7.3	9.3	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{V(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0		ns
t _{w(NADV)}	EXMC_NADV low time	7.3	9.3	ns
t _{h(AD_NADV)}	EXMC_AD(address) valid hold time after EXMC_NADV high	15.6	_	ns
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	7.3	_	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	7.3	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0		ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	0	_	ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	7.3	_	ns

⁽¹⁾ $C_L = 30 pF$.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 120 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

⁽²⁾ Guaranteed by design, not tested in production.

 $^{(3) \}quad \text{Based on configure: } f_{HCLK} = 120 \text{ MHz, } \\ \text{AddressSetupTime} = 0, \\ \text{AddressHoldTime} = 1, \\ \text{DataSetupTime} = 1.$



Table 4-42. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	57.1	59.1	ns
t _{V(NOE_NE)}	EXMC_NEx low to EXMC_NOE low	23.9	_	ns
t _{w(NOE)}	EXMC_NOE low time	32.2	34.2	ns
t _{h(NE_NOE)}	EXMC_NOE high to EXMC_NE high hold time	0	1	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0		ns
t _{v(A_NOE)}	Address hold time after EXMC_NOE high	0		ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0		ns
t _{h(BL_NOE)}	EXMC_BL hold time after EXMC_NOE high	0	ı	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	33.2	ı	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	33.2	ı	ns
t _{h(DATA_NOE)}	Data hold time after EXMC_NOE high	0	1	ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	1	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0		ns
t _{w(NADV)}	EXMC_NADV low time	7.3	9.3	ns
T _{h(AD_NADV)}	EXMC_AD(adress) valid hold time after EXMC_NADV high	7.3	9.3	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: f_{HCLK} = 120 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

Table 4-43. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	40.5	42.5	ns
t _{V(NWE_NE)}	EXMC_NEx low to EXMC_NWE low	7.3		ns
t _{w(NWE)}	EXMC_NWE low time	23.9	25.9	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	7.3		ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{V(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	7.3	9.3	ns
t. (45, 145)	EXMC_AD(address) valid hold time after	7.3	_	ns
t _{h(AD_NADV)}	EXMC_NADV high			
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	7.3	_	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	7.3	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	7.3		ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	7.3	_	ns

⁽¹⁾ $C_L = 30 pF$.

- (2) Guaranteed by design, not tested in production.
- $(3) \quad \text{Based on configure: } f_{\text{HCLK}} = 120 \text{ MHz, AddressSetupTime} = 0, \\ \text{AddressHoldTime} = 1, \\ \text{DataSetupTime} = 1.$



Table 4-44. Synchronous multiplexed PSRAM/NOR read timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	33.2	ı	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	ı	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	15.6	ı	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	1	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0		ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0		ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	15.6		ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0	ı	ns
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	15.6	ı	ns
t _{d(CLKL-ADV)}	EXMC_CLK low to EXMC_AD valid	0	_	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0	_	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

Table 4-45. Synchronous multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	33.2		ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0		ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	15.6		ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	ı	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	1	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	15.6	l	ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0		ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	15.6		ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0		ns
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0	_	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 120 MHz, BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = Enable; CLKDivision = 3(EXMC_CLK is 4 divided by HCLK); Data Latency = 1.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 120 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.



Table 4-46. Synchronous non-multiplexed PSRAM/NOR read timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	33.2	ı	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	ı	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	15.6	ı	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0		ns
t _{d(CLKL-NADVH)}	NADVH) EXMC_CLK low to EXMC_NADV high			ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0		ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	15.6		ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0		ns
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	15.6	_	ns

- (1) $C_L = 30 pF$.
- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: HCLK = 120 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-47. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

	, i			
Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	33.2	ı	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	1	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	15.6		ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0		ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	1	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0		ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	15.6	_	ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0	_	ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	15.6	_	ns
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0		ns
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0	_	ns

- (1) $C_L = 30 \text{ pF}.$
- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: HCLK = 120 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3(EXMC_CLK is 4 divided by HCLK); DataLatency = 1.



4.24. TIMER characteristics

Table 4-48. TIMER characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
+	Timer resolution time		1		t _{TIMERx} CLK
t _{res}	Timer resolution time	f _{TIMERxCLK} = 120 MHz	8.4		ns
	Times automod als als francisco au		0	f _{TIMERxCLK} /2	MHz
f _{EXT}	Timer external clock frequency	f _{TIMERxCLK} = 120 MHz	0	60	MHz
RES	Timer resolution	Timer resolution —		16	bit
	16-bit counter clock period	_		65536	t _{TIMERxCLK}
tCOUNTER	when internal clock is selected	f _{TIMERxCLK} = 120 MHz	0.0084	546	μs
t	Maximum possible count	_	_	65536x65536	tTIMERXCLK
tmax_count	Maximum possible count	f _{TIMERxCLK} = 120 MHz	_	35.7	S

⁽¹⁾ Guaranteed by design, not tested in production.

4.25. WDGT characteristics

Table 4-49. FWDGT min/max timeout period at 40 kHz (IRC40K)(1)

Prescaler divider	PSC[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit
		0x000	= UXFFF	
1/4	000	0.025	409.525	
1/8	001	0.025	819.025	
1/16	010	0.025	1638.025	
1/32	011	0.025	3276.025	ms
1/64	100	0.025	6552.025	
1/128	101	0.025	13104.025	
1/256	110 or 111	0.025	26208.025	

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-50. WWDGT min-max timeout value at 60 MHz (f_{PCLK1})⁽¹⁾

Prescaler divider	PSC[1:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	68.2		4.3	
1/2	01	136.4		8.6	mo
1/4	10	272.8	μs	17.2	ms
1/8	11	545.6		34.4	

⁽¹⁾ Guaranteed by design, not tested in production.

4.26. Parameter conditions

Unless otherwise specified, all values given for VDD = VDDA = 3.3 V, TA = 25 °C.



5. Package information

5.1. LQFP100 package outline dimensions

DETAIL: F

BASE METAL

WITH PLATING

SECTION B-B

SECTION B-B

Figure 5-1. LQFP100 package outline

Table 5-1. LQFP100 package dimensions

Symbol	Min	Тур	Max
Α			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
е		0.50	_
eB	15.05		15.35
L	0.45		0.75
L1		1.00	_
θ	0°	_	7°






Figure 5-2. LQFP100 recommended footprint



5.2. LQFP64 package outline dimensions

Figure 5-3. LQFP64 package outline





Table 5-2. LQFP64 package dimensions

- and the partial grant and partial grant and a second				
Symbol	Min	Тур	Max	
А	_	_	1.60	
A1	0.05	_	0.15	
A2	1.35	1.40	1.45	
A3	0.59	0.64	0.69	
b	0.18	_	0.26	
b1	0.17	0.20	0.23	
С	0.13	_	0.17	
c1	0.12	0.13	0.14	
D	11.80	12.00	12.20	
D1	9.90	10.00	10.10	
E	11.80	12.00	12.20	
E1	9.90	10.00	10.10	
е	_	0.50	_	
eB	11.25	_	11.45	
L	0.45	<u> </u>	0.75	
L1	_	1.00	_	
θ	0°	_	7°	









5.3. LQFP48 package outline dimensions

A3

A1

BASE METAL

WITH PLATING

SECTION B-B

SECTION B-B


Figure 5-5. LQFP48 package outline

Table 5-3. LQFP48 package dimensions

Symbol	Min	Тур	Max
Α			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13		0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
е		0.50	
eB	8.10		8.25
L	0.45	_	0.75
L1		1.00	_
θ	0°	_	7°



Figure 5-6. LQFP48 recommended footprint





5.4. QFN48 package outline dimensions

Figure 5-7. QFN48 package outline





Table 5-4. QFN48 package dimensions

Symbol	Min	Тур	Max
Α	0.50	0.55	0.60
A1	0	0.02	0.05
b	0.20	0.25	0.30
b1	_	0.18	_
С	_	0.152	_
D	6.90	7.00	7.10
D2	5.50	5.60	5.70
E	6.90	7.00	7.10
E2	5.50	5.60	5.70
е	_	0.50	_
K	_	0.30	_
L	0.35	0.40	0.45
L1	0	0.05	0.10
h	0.30	0.35	0.40
Nd	_	5.50	
Ne	_	5.50	_



Figure 5-8. QFN48 recommended footprint





5.5. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "0". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 θ_{JA} : Thermal resistance, junction-to-ambient.

θ_{JB}: Thermal resistance, junction-to-board.

θ_{JC}: Thermal resistance, junction-to-case.

ΨЈВ: Thermal characterization parameter, junction-to-board.

ΨJT: Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A)/P_D \tag{5-1}$$

$$\theta_{JB} = (T_J - T_B)/P_D \tag{5-2}$$

$$\theta_{IC} = (T_I - T_C)/P_D \tag{5-3}$$

Where, $T_J = Junction temperature$.

T_A = Ambient temperature

T_B = Board temperature

Tc = Case temperature which is monitoring on package surface

PD = Total power dissipation

 θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower θ_{JA} can be considerate as better overall thermal performance. θ_{JA} is generally used to estimate junction temperature.

 θ_{JB} is used to measure the heat flow resistance between the chip surface and the PCB board.

 θ_{JC} represents the thermal resistance between the chip surface and the package top case. θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-5. Package thermal characteristics⁽¹⁾

Symbol	Condition	Package	Value	Unit
		LQFP100	47.19	
0	Natural convection 2020 DCD	LQFP64	61.80	°C ///
θja	Natural convection, 2S2P PCB	LQFP48	64.40	°C/W
		QFN48	38.32	
0	Cold plate 2020 DCD	LQFP100	27.43	°C/W
θЈВ	Cold plate, 2S2P PCB	LQFP64	42.83	*C/VV



GD32F303xB Datasheet

Symbol	Condition	Package	Value	Unit
		LQFP48	42.32	
		QFN48	17.23	
		LQFP100	8.57	
0	Cold plate 2000 DCD	LQFP64	21.98	0C/M
θ _{JC}	Cold plate, 2S2P PCB	LQFP48	22.47	°C/W
		QFN48	13.28	
		LQFP100	31.42	
	Natural convection 2020 DCD	LQFP64	43.05	°C ///
ΨЈВ	Natural convection, 2S2P PCB	LQFP48	42.42	°C/W
		QFN48	17.48	
		LQFP100	1.00	
	Natural convection 2020 DCD	LQFP64	1.58	°C // /
ΨЈТ	Natural convection, 2S2P PCB	LQFP48	1.74	°C/W
		QFN48	2.90	

^{(1):} Thermal characteristics are based on simulation, and meet JEDEC specification.



6. Ordering information

Table 6-1. Part ordering code for GD32F303xB devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F303VBT6	128	LQFP100	Green	Industrial -40 °C to +85 °C
GD32F303RBT6	128	LQFP64	Green	Industrial -40 °C to +85 °C
GD32F303CBT6	128	LQFP48	Green	Industrial -40 °C to +85 °C
GD32F303CBT7	128	LQFP48	Green	Industrial -40 °C to +105 °C
GD32F303CBU6	128	QFN48	Green	Industrial -40 °C to +85 °C



7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial release	Jan.11, 2024



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2024 GigaDevice - All rights reserved